JP2003037010A - Chip laminated-type electronic component and manufacturing method therefor - Google Patents

Chip laminated-type electronic component and manufacturing method therefor

Info

Publication number
JP2003037010A
JP2003037010A JP2001221120A JP2001221120A JP2003037010A JP 2003037010 A JP2003037010 A JP 2003037010A JP 2001221120 A JP2001221120 A JP 2001221120A JP 2001221120 A JP2001221120 A JP 2001221120A JP 2003037010 A JP2003037010 A JP 2003037010A
Authority
JP
Japan
Prior art keywords
base
electronic component
conductive member
external electrode
sheet
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001221120A
Other languages
Japanese (ja)
Inventor
Hiroharu Nishimura
弘治 西村
Tomoyuki Washisaki
智幸 鷲▲崎▼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2001221120A priority Critical patent/JP2003037010A/en
Publication of JP2003037010A publication Critical patent/JP2003037010A/en
Pending legal-status Critical Current

Links

Landscapes

  • Coils Or Transformers For Communication (AREA)
  • Manufacturing Cores, Coils, And Magnets (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a chip laminated-type electronic component whose mounting properties with the land part of a printed board is satisfactory and which can easily be manufactured, and to provide the manufacturing method. SOLUTION: The laminated-type electronic part is provided with a substrate, a conductive member embedded in the substrate and an outer electrode which is arranged in the substrate and is conducted with the conductive member; and different regions are disposed at a part where the thickness of the conductive member is embedded in the substrate and a part where it is exposed to a substrate side and is brought into contact with the outer electrode.

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、電子機器のノイズ
対策部品等に使用することが可能なチップ積層型電子部
品およびその製造方法に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a chip laminated type electronic component that can be used as a noise suppression component for electronic equipment and a method for manufacturing the same.

【0002】[0002]

【従来の技術】近年、フェライト燒結体の貫通孔に内部
導体を設けたチップ型インピーダンス素子やフェライト
グリーンシートと内部導体を積層し燒結体とした電子部
品がノイズ対策部品として小型、薄型化されたデジタル
機器に数多く使用されている。
2. Description of the Related Art In recent years, a chip type impedance element having an internal conductor provided in a through hole of a ferrite sintered body or an electronic component formed by laminating an internal conductor with a ferrite green sheet has been miniaturized and thinned as a noise countermeasure component. Used in many digital devices.

【0003】以下、従来の積層型のチップ型インピーダ
ンス素子について説明する。図5は、従来の電子部品の
内部構造を示す斜視図である。図5において11は磁性
フェライト、12は内部導体、13は内部導体と導通す
る外部電極である。以上のように構成された従来の積層
型のチップ型インピーダンス素子は、複数枚の磁性フェ
ライトシート上に内部導体12を印刷しラミネート等に
よって積層し、焼成一体化して燒結体端面に導電ペース
トを塗布、焼付けて外部電極を形成して製造している。
A conventional laminated chip-type impedance element will be described below. FIG. 5 is a perspective view showing the internal structure of a conventional electronic component. In FIG. 5, 11 is a magnetic ferrite, 12 is an internal conductor, and 13 is an external electrode that conducts with the internal conductor. In the conventional laminated chip-type impedance element configured as described above, the internal conductors 12 are printed on a plurality of magnetic ferrite sheets, laminated by lamination or the like, fired and integrated, and a conductive paste is applied to the end faces of the sintered body. The external electrodes are formed by baking.

【0004】しかしながら、上記従来の構成で素子形状
が小さくなると燒結体端面への導電ペーストの塗布が困
難となり、また外部電極が片面2端子以上になると端子
間および端子間距離を一定に保持しながら塗布する必要
があり、小型化を難しくしている。
However, in the above conventional structure, when the element shape becomes small, it becomes difficult to apply the conductive paste to the end face of the sintered body, and when the external electrode has two or more terminals on one side, the distance between terminals and the distance between terminals are kept constant. It has to be applied, which makes miniaturization difficult.

【0005】さらに、環境対策として導電ペーストを構
成しているガラスフリットに鉛フリー対応のガラスフリ
ットを使用すると、素子の小型化とともに外部電極形状
が小さくなるので磁性フェライトと外部電極との接合強
度が低くなるという問題点がある。
Further, when a lead-free glass frit is used as the glass frit forming the conductive paste as an environmental measure, the size of the external electrode is reduced with the downsizing of the element, so that the bonding strength between the magnetic ferrite and the external electrode is increased. There is a problem that it becomes low.

【0006】そこでチップ型インピーダンス素子の構成
を改善した次のような従来の技術(特開平2−3390
8号公報、特開平7−161529号公報)が提案され
ている。この前記従来の技術は、磁性フェライト基体と
内部導電部材が焼成一体化している燒結体端面に凹版印
刷により導電ペーストを複数箇所塗布し、焼付けて電子
部品を得ようとするものである。また、後記従来の技術
は、磁性フェライト基体の内部導体と外部電極との間に
ダミー電極を形成した電子部品を得ようとするものであ
る。
Therefore, the following conventional technique (Japanese Patent Laid-Open No. 2-3390) which improves the structure of the chip type impedance element is described.
No. 8 and Japanese Patent Laid-Open No. 7-161529) have been proposed. In the above-mentioned conventional technique, an electrically conductive paste is applied at a plurality of locations by intaglio printing on an end surface of a sintered body in which a magnetic ferrite substrate and an internal conductive member are fired and integrated, and baked to obtain an electronic component. Further, a conventional technique described later is to obtain an electronic component in which a dummy electrode is formed between an inner conductor of a magnetic ferrite substrate and an outer electrode.

【0007】[0007]

【発明が解決しようとする課題】しかしながら、前記従
来の構成では、シリコンゴム製の凹版に導体ペーストの
有機溶剤成分が浸透するために、導電ペーストが燒結体
端面に均一の厚みで塗布されず外部電極13と磁性フェ
ライト基体11の接合強度が十分でない。また、外部電
極の厚みムラによるプリント基板等での実装不良が発生
するという問題点があった。
However, in the above conventional structure, since the organic solvent component of the conductor paste permeates the intaglio plate made of silicon rubber, the conductor paste is not applied to the end face of the sintered body with a uniform thickness. The bonding strength between the electrode 13 and the magnetic ferrite substrate 11 is not sufficient. In addition, there is a problem that mounting defects occur on a printed circuit board or the like due to uneven thickness of the external electrodes.

【0008】また、後記従来の構成では、磁性フェライ
トシート内にスクリーン印刷等で内部導体以外に、ダミ
ー電極を形成しなければならず、必要以上に材料費、作
業時間がかかる等の問題点があった。
Further, in the conventional structure described later, dummy electrodes must be formed in the magnetic ferrite sheet in addition to the internal conductors by screen printing or the like, which causes problems such as unnecessary material cost and working time. there were.

【0009】ここで、外部電極は金属導体の粉末とガラ
スフリットにより構成されており、ガラスフリットが溶
融することにより金属導体とフェライト基体が接合され
る。ガラスフリットには、鉛系、バリウム系等がある
が、最近の環境対策により鉛フリーのガラスフリットが
主流になりつつあるが、基体との接合強度が鉛系に較べ
劣るという問題点もある。
Here, the external electrode is composed of a metal conductor powder and a glass frit, and the metal conductor and the ferrite substrate are joined by melting the glass frit. Although there are lead-based and barium-based glass frits, lead-free glass frits are becoming the mainstream due to recent environmental measures, but there is a problem in that the bonding strength with the substrate is inferior to that of lead-based glass frits.

【0010】そこで本発明は上記の従来の問題点を解決
するもので、外部電極13と磁性フェライト基体11の
接合が強固な、さらに容易に製造可能なチップ積層型電
子部品およびその製造方法を提供することを目的として
いる。
Therefore, the present invention solves the above-mentioned conventional problems, and provides a chip laminated type electronic component in which the external electrode 13 and the magnetic ferrite substrate 11 are firmly joined and which can be easily manufactured, and a manufacturing method thereof. The purpose is to do.

【0011】[0011]

【課題を解決するための手段】上記課題を解決するため
に、基体と、前記基体に埋設された膜状または、シート
状からなるコイル形状の導電部材と、前記基体に設けら
れ、前記導電部材と導通した外部電極とを備えた積層型
電子部品であって、導電部材の厚みが基体に埋設してい
る部分と基体側面に露出して外部電極と接触している部
分で異なり、基体に埋設している部分の導電部材の厚み
を1.0とした場合に、基体側面に露出して外部電極と
接触している部分の導電部材の厚みを1.5〜2.5の
範囲とした。
In order to solve the above-mentioned problems, a base, a film-shaped or sheet-shaped coil-shaped conductive member embedded in the base, and the conductive member provided on the base. In the laminated electronic component, the thickness of the conductive member is different between the part embedded in the base and the part exposed on the side surface of the base and in contact with the external electrode. When the thickness of the conductive member in the exposed portion is 1.0, the thickness of the conductive member in the portion exposed on the side surface of the base body and in contact with the external electrode is set in the range of 1.5 to 2.5.

【0012】[0012]

【発明の実施の形態】請求項1記載の発明は、基体と、
前記基体に埋設された複数の膜状または、シート状から
なるコイル形状の導電部材と、前記基体に設けられ、前
記導電部材と導通した外部電極とを備えた積層型電子部
品であって、導電部材の厚みが基体に埋設している部分
と、基体側面に露出して外部電極と接触している部分で
異なり、基体に埋設している部分の導電部材の厚みを
1.0とした場合に、基体側面に露出して外部電極と接
触している部分の導電部材の厚みが1.5〜2.5の範
囲とした事を特徴とするチップ積層型電子部品とするこ
とによって、導電部材と外部電極の焼結反応層を広く形
成するので、基体と外部電極の接合を強固にすることが
でき、また、基体中に複数の導電部材を設けることで一
つの部品で複数の機能を持たせる事ができる。さらに、
基体中にコイル状の導電部材を埋設することで、インダ
クタ成分を構成でき、ノイズ対策等の機能を持たせる事
ができる。
BEST MODE FOR CARRYING OUT THE INVENTION The invention according to claim 1 is a substrate,
A multilayer electronic component comprising a plurality of film-shaped or sheet-shaped coil-shaped conductive members embedded in the base, and external electrodes provided on the base and electrically connected to the conductive member. When the thickness of the member is different between the part embedded in the base and the part exposed on the side surface of the base and in contact with the external electrode, and the thickness of the conductive member in the part embedded in the base is 1.0, The chip laminated electronic component is characterized in that the thickness of the conductive member exposed on the side surface of the substrate and in contact with the external electrode is in the range of 1.5 to 2.5. Since the sintering reaction layer of the external electrode is formed widely, it is possible to strengthen the bonding between the base and the external electrode, and by providing a plurality of conductive members in the base, one component can have multiple functions. I can do things. further,
By embedding a coil-shaped conductive member in the base body, an inductor component can be formed and a function such as a noise countermeasure can be provided.

【0013】請求項2記載の発明は、基体を磁性材料で
構成した請求項1記載のチップ積層型電子部品とするこ
とで、ノイズ除去機能を持たせる事ができる。
According to the second aspect of the present invention, a noise eliminating function can be provided by using the chip laminated electronic component according to the first aspect in which the substrate is made of a magnetic material.

【0014】請求項3記載の発明は、基体を磁性材料で
構成した請求項1記載のチップ積層型電子部品とするこ
とで、高インピーダンスの素子を得ることができる。
According to the third aspect of the present invention, a high impedance element can be obtained by using the chip laminated type electronic component according to the first aspect in which the substrate is made of a magnetic material.

【0015】請求項4記載の発明は、基体を略直方体形
状とし、対向する一対の面にそれぞれ複数の外部電極を
設けたことを特徴とする請求項1記載のチップ積層型電
子部品とすることで部品の転がりなどを防止でき、実装
性を向上させる事ができる。
According to a fourth aspect of the present invention, the chip laminated electronic component according to the first aspect is characterized in that the base body has a substantially rectangular parallelepiped shape and a plurality of external electrodes are provided on a pair of opposing surfaces. The parts can be prevented from rolling and the mountability can be improved.

【0016】請求項5記載の発明は、フェライト粉末と
樹脂バインダーからなるフェライトシートを設ける第1
の工程と、前記シートに印刷、メッキ転写等により導電
部材による導体パターンを設ける第2の工程と、前記シ
ートに前記導体パターンを複数枚電気的に接続させる導
体スルホールを設ける第3の工程と、フェライトシート
と導体パターンを設けたシートおよび導体スルホールを
形成したシートを圧着積層させる第4の工程と、圧着積
層した積層体を所定の寸法に切断し、前記切断した積層
体を800℃〜1200℃にて焼成する第5の工程と、
導電パターンの厚みが、基体に埋設している部分と基体
側面に露出して外部電極と接触する部分で異なり、接触
する部分を厚くした導体パターンと導通する外部電極を
設ける第6の工程と、前記外部電極を多層構造にする第
7の工程と、前記外部電極の多層構造部分を溶融する第
8の工程とを備えた電子部品の製造方法とすることで、
素子の形状や外観が品質的に安定するので、簡便な工程
で連続的に大量に製造できるという作用を有する。
According to a fifth aspect of the invention, a ferrite sheet comprising a ferrite powder and a resin binder is provided.
A second step of providing a conductor pattern of a conductive member on the sheet by printing, plating transfer or the like; and a third step of providing a conductor through hole for electrically connecting the plurality of conductor patterns to the sheet. A fourth step of pressure-bonding and laminating a ferrite sheet, a sheet provided with a conductor pattern and a sheet having conductor through holes, and cutting the pressure-bonded laminated body to a predetermined size, and cutting the laminated body at 800 ° C to 1200 ° C. The fifth step of baking in
A sixth step in which the thickness of the conductive pattern is different between the portion embedded in the base and the portion exposed on the side surface of the base and in contact with the external electrode, and an external electrode which is conductive with the conductive pattern having a thickened contact portion is provided; By providing a method of manufacturing an electronic component including a seventh step of forming the external electrode in a multilayer structure and an eighth step of melting the multilayer structure portion of the external electrode,
Since the shape and appearance of the element are stable in terms of quality, it has an effect of being able to continuously manufacture a large amount by a simple process.

【0017】以下、本発明の実施の形態について具体例
を図面を参照しながら説明する。
A specific example of an embodiment of the present invention will be described below with reference to the drawings.

【0018】図1〜図3はそれぞれ本発明の実施の形態
における電子部品の斜視図、断面図、透視斜視図、であ
る。
1 to 3 are a perspective view, a sectional view and a perspective view of an electronic component according to an embodiment of the present invention, respectively.

【0019】図1〜図3において、21は基体で、基体
21は略直方体もしくは略正方体に形成され、特に好ま
しくは、略直方体状の形状にすることが実装性の面で優
れており、しかも断面形状を長方形状とすることが、回
路基板等に実装した際に取り付け高さを低くすることが
できるので、電子機器等の小型化を行うことができる。
1 to 3, reference numeral 21 denotes a base body, and the base body 21 is formed in a substantially rectangular parallelepiped or a substantially rectangular parallelepiped shape. Particularly preferably, it is excellent in mountability to have a substantially rectangular parallelepiped shape. When the cross-sectional shape is rectangular, the mounting height when mounted on a circuit board or the like can be reduced, so that electronic devices and the like can be downsized.

【0020】また、基体21は磁性材料や非磁性材料で
構成されているが、特に高いインピーダンス値が必要な
電子部品の場合には磁性材料が好適に用いられ、低いイ
ンピーダンス値が必要な場合には、非磁性材料が好適に
用いられる。基体21に磁性材料を用いる場合には、フ
ェライト等の酸化物磁性材料の焼成体が好適に用いら
れ、特にフェライト材料の中でも、Ni−Zn系のフェ
ライトを用いる事が好ましく、Fe23−NiO−Zn
O系のフェライト材料の具体的構成では、40〜60m
ol%:10〜30mol%:20〜40mol%と
し、時にはこの組成で構成された材料に所定の添加物
(Cu等)を外割で所定量配合しても良く、比透磁率が
約400、固有抵抗値が106Ω・cmと大きく良好な
インピーダンス値を得ることができる。
The base 21 is made of a magnetic material or a non-magnetic material, but a magnetic material is preferably used in the case of an electronic component that requires a high impedance value, and a low impedance value is required. Are preferably non-magnetic materials. When a magnetic material is used for the base 21, a fired body of an oxide magnetic material such as ferrite is preferably used, and among the ferrite materials, it is preferable to use Ni—Zn type ferrite, and Fe 2 O 3 — NiO-Zn
With a specific configuration of the O-based ferrite material, 40 to 60 m
ol%: 10 to 30 mol%: 20 to 40 mol%, and sometimes a predetermined additive (Cu or the like) may be mixed in a predetermined amount with a material having this composition, and the relative magnetic permeability is about 400, The specific resistance value is as large as 10 6 Ω · cm, and a good impedance value can be obtained.

【0021】31は基体21の端面4aと端面4bの間
に設けられた導電部材で、導電部材31は、銀、銅、ニ
ッケル、金の少なくとも一つから構成することが好まし
い。特にこの中でも、銀単体か銀合金(例えば、銀−パ
ラジウム)で構成することが好ましい。また導電部材3
1は、膜状または、シート状のコイル形状から構成さ
れ、線幅が3〜200μm、線厚み1〜80μmの略長
方形状の線材が好適に用いられており、このコイル状の
導電部材は、導体スルホール6を介在して複数枚接続さ
れている。
Reference numeral 31 denotes a conductive member provided between the end surfaces 4a and 4b of the base 21, and the conductive member 31 is preferably made of at least one of silver, copper, nickel and gold. Of these, it is particularly preferable to use silver alone or a silver alloy (for example, silver-palladium). In addition, the conductive member 3
1 is composed of a film-shaped or sheet-shaped coil shape, and a substantially rectangular wire rod having a line width of 3 to 200 μm and a line thickness of 1 to 80 μm is preferably used. A plurality of sheets are connected through the conductor through hole 6.

【0022】41は基体21の両端面4a、4bにそれ
ぞれ設けられ、導電部材31と電気的に接触した外部電
極で、外部電極41は端面4a、4bと上下面4c、4
dの一部に設けられた構成となっており、この構成によ
って回路基板等との接触面積を大きくすることができ、
ランドなどとの接合性を向上させることができる。
Reference numeral 41 denotes an external electrode which is provided on both end surfaces 4a and 4b of the base 21 and is in electrical contact with the conductive member 31, and the external electrode 41 includes the end surfaces 4a and 4b and the upper and lower surfaces 4c and 4c.
The structure is provided in a part of d, and this structure can increase the contact area with the circuit board,
The bondability with a land or the like can be improved.

【0023】ここで、基体に埋設している部分の導電部
材31の厚みを1.0とすると、基体側面に露出して外
部電極と接触している部分の導電部材31aの厚みは、
1.1〜2.5の範囲が好ましい。1.1以下では、外
部電極との接合が線接触に近くなるので接合強度が低
く、2.5以上では、導電部材の端面からの塗出量が大
きくなるので、外部電極が均一に形成し難く好ましくな
い。
Here, assuming that the thickness of the conductive member 31 embedded in the base is 1.0, the thickness of the conductive member 31a exposed on the side surface of the base and in contact with the external electrode is
The range of 1.1 to 2.5 is preferable. When the ratio is 1.1 or less, the bonding with the external electrode becomes close to a line contact, so the bonding strength is low. It is difficult and not preferable.

【0024】特に、この様に導電部材31aの厚みを規
定することで、対向する側面にそれぞれ複数の外部電極
41を形成する場合に有効である。すなわち、外部電極
41がたくさん存在することによって、一つのチップ型
電子部品を実装した場合に、接合ポイントが増加し、そ
の結果各接合ポイントにおける確実な接合が要求され
る。従って上述のとおり、外部電極41の形状を規定す
ることで、確実な外部電極41とランドとの接合を実現
でき、例えば4つ以上の外部電極41を有するチップ部
品において、確実な実装を行うことができ、実装不良を
低減させることができる。
Particularly, by defining the thickness of the conductive member 31a in this way, it is effective when a plurality of external electrodes 41 are formed on the opposite side surfaces. That is, the presence of many external electrodes 41 increases the number of bonding points when one chip-type electronic component is mounted, and as a result, reliable bonding is required at each bonding point. Therefore, as described above, by defining the shape of the external electrode 41, reliable bonding of the external electrode 41 and the land can be realized, and for example, reliable mounting can be performed in a chip component having four or more external electrodes 41. Therefore, mounting defects can be reduced.

【0025】ここで、プリント基板上のランド部でのは
んだとの密着強度の値を(表1)に示す。
Here, the value of the adhesion strength with the solder at the land portion on the printed board is shown in (Table 1).

【0026】[0026]

【表1】 [Table 1]

【0027】(表1)の結果より、本実施の形態の電子
部品が比較例のものに較べ、電極密着強度が約30%向
上していることから、優れた実装性を有する電子部品を
得ることができた。
From the results of (Table 1), the electronic component of the present embodiment has an electrode adhesion strength improved by about 30% as compared with the comparative example, so that an electronic component having excellent mountability is obtained. I was able to.

【0028】外部電極41の構成材料としては、銀、
金、銅、ニッケル、スズの少なくとも一つかそれらの合
金が好適に用いられる。更に、はんだ等の接合材や、S
n単体或いはSnとAg、Cu、Zn、Bi、Inの少
なくとも一つから構成される鉛フリーはんだ等も好適に
用いられる。また、外部電極41を多層構造とすること
もできる。例えば、銀などの導電性金属を塗布して焼き
付け、その上に、耐食性を向上させるためにNi−Sn
やNi−Cr膜を設け、その上にはんだや鉛フリーはん
だ等を設ける。
As a constituent material of the external electrode 41, silver,
At least one of gold, copper, nickel, tin, or an alloy thereof is preferably used. Furthermore, a joining material such as solder or S
A lead-free solder composed of a simple substance of n or at least one of Sn and Ag, Cu, Zn, Bi and In is also preferably used. Further, the external electrode 41 may have a multi-layer structure. For example, a conductive metal such as silver is applied and baked, and then Ni--Sn is added to improve corrosion resistance.
Or Ni-Cr film is provided, and solder, lead-free solder, or the like is provided thereon.

【0029】最も一般的に用いられるものが、銀単体或
いは銀と他の合金を端面4a、4b、4c、4dに塗布
して焼き付ける方法が用いられ、この様な構成によっ
て、製法が簡単で、生産性などを向上させることができ
る。
The most commonly used method is to apply silver alone or silver and other alloys to the end faces 4a, 4b, 4c, 4d and bake. With such a structure, the manufacturing method is simple. Productivity and the like can be improved.

【0030】以上の様に構成された、電子部品につい
て、以下その製造方法について説明する。
A method of manufacturing the electronic component having the above structure will be described below.

【0031】まず、第1の工程としてブチラール等の樹
脂とフタール酸系の可塑剤等と酢酸ブチル等の溶剤とを
溶解させたビークルとNi、Zn、Cu、系等のフェラ
イト粉末とを混練してなる磁性体スラリーをPET等の
支持体の上面にドクターブレード法等のシート成形方法
により塗布し、その後連続して乾燥を行い図4のセラミ
ックシート7aを得る。
First, as a first step, a vehicle in which a resin such as butyral, a phthalic acid-based plasticizer, and a solvent such as butyl acetate are dissolved and a ferrite powder such as Ni, Zn, Cu, or the like are kneaded. The resulting magnetic slurry is applied on the upper surface of a support such as PET by a sheet forming method such as a doctor blade method, and then continuously dried to obtain a ceramic sheet 7a shown in FIG.

【0032】次に第2の工程として、セラミックシート
7aに銀または銀パラジウム等の導電材料をメッキ転写
法等の方法により所定のパターンを形成し、導体パター
ン77が形成されたセラミックシート7bを得る。
Next, in a second step, a predetermined pattern is formed on the ceramic sheet 7a by a method such as a plating transfer method using a conductive material such as silver or silver palladium to obtain the ceramic sheet 7b having the conductor pattern 77 formed thereon. .

【0033】次に第3の工程として、セラミックシート
7aにパンチング等により直径約0.1mmの貫通孔を
形成する。この貫通孔に銀または銀パラジウム等の導電
材料をスクリーン印刷等で充填し、その後乾燥し図4の
導体スルーホール70が形成されたセラミックシート7
cを得る。
Next, as a third step, through holes having a diameter of about 0.1 mm are formed in the ceramic sheet 7a by punching or the like. The through hole is filled with a conductive material such as silver or silver palladium by screen printing or the like and then dried to form the ceramic sheet 7 having the conductor through hole 70 of FIG.
get c.

【0034】次に第4の工程として、約130℃で発泡
する粘着シート上に導体が形成されていないセラミック
シート7aをPET等の支持体を剥離し積層する。その
上にPET等の支持体を剥離したセラミックシート同士
が接するようにセラミックシート7aを置き約60℃か
ら120℃で熱圧着して積層した。この積層を数回繰り
返した後、導体パターンを形成したセラミックシート7
bを同様の方法にて積層する。
Next, in a fourth step, a ceramic sheet 7a on which no conductor is formed is laminated on a pressure-sensitive adhesive sheet that foams at about 130 ° C. by peeling off a support such as PET. The ceramic sheet 7a was placed thereon so that the ceramic sheets from which the support such as PET had been peeled were in contact with each other, and thermocompression bonding was performed at about 60 ° C. to 120 ° C. for lamination. After repeating this lamination several times, a ceramic sheet 7 having a conductor pattern formed thereon
b is laminated by the same method.

【0035】次にセラミックシート7cを積層し、その
後、セラミックシート7cの導体スルホールと電気的に
導通する導体パターン77が形成されたセラミックシー
ト7dを同様の方法にて積層する。
Next, the ceramic sheet 7c is laminated, and thereafter, the ceramic sheet 7d on which the conductor pattern 77 electrically connected to the conductor through hole of the ceramic sheet 7c is formed is laminated in the same manner.

【0036】このとき下部のセラミックシート7bの導
体パターンと導体スルーホール及びセラミックシート7
dの導体パターンは電気的に導通されている。
At this time, the conductor pattern and conductor through holes of the lower ceramic sheet 7b and the ceramic sheet 7 are formed.
The conductor pattern d is electrically connected.

【0037】次にそれらが積層された上にセラミックシ
ート7aを同様の方法で圧着積層させ、積層体を得る。
Then, the ceramic sheets 7a are laminated by pressure bonding in the same manner as above to obtain a laminated body.

【0038】以上、図4での製造方法は、わかりやすく
説明するために1個の素子を解体した場合であり、実際
の製造では、素子を複数個取りできるように導体パター
ン77、導体スルホール70がそれぞれ複数個取りでき
るようにして設計製造している。
As described above, the manufacturing method in FIG. 4 is a case where one element is disassembled for the sake of easy understanding, and in the actual manufacturing, the conductor pattern 77 and the conductor through hole 70 are formed so that a plurality of elements can be taken. Are designed and manufactured so that a plurality of can be obtained.

【0039】次に第5の工程として、複数個取りされる
この積層体を所定のサイズの個片に切断し、発泡シート
を約130℃で約5分間加熱発泡させた後、個片にばら
し、これらをセラミック等のさやに所定量入れ、約90
0℃で3時間焼成した。
Next, in a fifth step, a plurality of the laminated bodies are cut into pieces of a predetermined size, the foamed sheet is heated and foamed at about 130 ° C. for about 5 minutes, and then separated into pieces. , Put them into a sheath such as ceramics, and put about 90
It was calcined at 0 ° C. for 3 hours.

【0040】基体とメッキ転写法により形成した導電部
材は、焼成収縮率が異なるので導電部材を基体側面から
露出させることができる。この露出した導電部材のを、
その後の磁器ポットでの共ずり等の処理にて素子個片の
バリ等を取り除きながら、基体に埋設している部分の導
電部材の厚みを1.0とすると、基体側面に露出して外
部電極と接触する部分の導電部材の厚みを1.1〜2.
5の範囲に圧縮加工した。
Since the base and the conductive member formed by the plating transfer method have different firing shrinkage rates, the conductive member can be exposed from the side surface of the base. This exposed conductive member
If the thickness of the conductive member in the portion embedded in the base is set to 1.0 while removing burrs and the like from the element pieces by subsequent processing such as co-shaping in the porcelain pot, the external electrode is exposed. The thickness of the conductive member at the portion in contact with 1.1 to 2.
It was compressed into a range of 5.

【0041】次に第6の工程として、焼結体の対向する
端面に図4の導電パターン77と電気的に導通するよう
に銀等の導電ペーストを塗布・乾燥し約850℃で焼成
して外部電極41を形成する。
Next, as a sixth step, a conductive paste such as silver is applied and dried on the opposite end faces of the sintered body so as to be electrically connected to the conductive pattern 77 of FIG. 4, and baked at about 850 ° C. The external electrode 41 is formed.

【0042】次に第7の工程として、必要に応じて外部
電極を覆うようにニッケルースズめっき、はんだめっき
等を施して外部電極を多層構造にした。
Next, in the seventh step, nickel external plating, solder plating, or the like was applied to cover the external electrodes as needed to form the external electrodes in a multilayer structure.

【0043】次に第8の工程として、リフロー炉で約2
60℃にて外部電極の多層構造部分を溶融して、電子部
品20を作製した。
Next, as an eighth step, about 2 steps are performed in a reflow furnace.
The multilayer structure portion of the external electrode was melted at 60 ° C. to manufacture the electronic component 20.

【0044】[0044]

【発明の効果】本発明は、基体と、前記基体に埋設され
た複数の膜状または、シート状からなるコイル形状の導
電部材と、前記基体に設けられ、前記導電部材と導通し
た外部電極とを備えた積層型電子部品であって、導電部
材の厚みが基体に埋設している部分と、基体側面に露出
して外部電極と接触している部分で異なり、基体に埋設
している部分の導電部材の厚みを1.0とした場合、基
体側面に露出して外部電極と接触している部分の導電部
材の厚みを1.1〜2.5の範囲とすることによって、
導電部材と外部電極の焼結反応層を広く形成することが
でき、基体と外部電極の接合を強固にすることができ
る。
According to the present invention, a base, a plurality of film-shaped or sheet-shaped coil-shaped conductive members embedded in the base, and external electrodes provided on the base and electrically connected to the conductive member are provided. In the multilayer electronic component including, the thickness of the conductive member is different between the part embedded in the base and the part exposed on the side surface of the base and in contact with the external electrode, and the thickness of the part embedded in the base is different. When the thickness of the conductive member is 1.0, the thickness of the conductive member exposed on the side surface of the base body and in contact with the external electrode is set in the range of 1.1 to 2.5.
The sintering reaction layer of the conductive member and the external electrode can be widely formed, and the bond between the substrate and the external electrode can be strengthened.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の実施の形態における電子部品の斜視図FIG. 1 is a perspective view of an electronic component according to an embodiment of the present invention.

【図2】本発明の実施の形態における電子部品の断面図FIG. 2 is a sectional view of an electronic component according to an embodiment of the present invention.

【図3】本発明の表面実施の形態における電子部品の透
視斜視図
FIG. 3 is a perspective perspective view of an electronic component according to a surface embodiment of the present invention.

【図4】本発明の実施の形態における製造方法の積層体
の分解斜視図
FIG. 4 is an exploded perspective view of a laminate according to the manufacturing method of the embodiment of the present invention.

【図5】従来の電子部品の内部構造を示す透視斜視図FIG. 5 is a perspective view showing the internal structure of a conventional electronic component.

【符号の説明】[Explanation of symbols]

11、21 基体 12、31、31a 導電部材 13、41 外部電極 70、導体スルホール 7a セラミックシート 7b 導体パターンを形成したセラミックシート 7c 導体スルホールを形成したセラミックシート 11, 21 Base 12, 31, 31a Conductive member 13, 41 External electrode 70, conductor through hole 7a Ceramic sheet 7b Ceramic sheet with conductor pattern formed 7c Ceramic sheet with conductor through holes

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】基体と、前記基体に埋設された複数の膜状
または、シート状からなるコイル形状の導電部材と、前
記基体に設けられ、前記導電部材と導通した外部電極と
を備えたチップ積層型電子部品であって、導電部材の厚
みが基体に埋設している部分と、基体側面に露出して外
部電極と接触している部分で異なる事を特徴とするチッ
プ積層型電子部品。
1. A chip provided with a base, a plurality of film-shaped or sheet-shaped coil-shaped conductive members embedded in the base, and external electrodes provided on the base and electrically connected to the conductive member. A multilayer electronic component, wherein the thickness of the conductive member is different between a portion embedded in the base and a portion exposed on the side surface of the base and in contact with an external electrode.
【請求項2】基体に埋設している部分の導電部材の厚み
を1.0とした場合に、基体側面に露出して外部電極と
接触している部分の導電部材の厚みが1.1〜2.5の
範囲とした事を特徴とする請求項1記載のチップ積層型
電子部品。
2. When the thickness of the conductive member embedded in the base is 1.0, the thickness of the conductive member exposed on the side surface of the base and in contact with the external electrode is 1.1 to. The chip laminated type electronic component according to claim 1, wherein the range is 2.5.
【請求項3】基体を磁性材料で構成した請求項1記載の
チップ積層型電子部品。
3. The chip laminated type electronic component according to claim 1, wherein the substrate is made of a magnetic material.
【請求項4】基体を略直方体形状とし、対向する一対の
面にそれぞれ複数の外部電極を設けたことを特徴とする
請求項1記載のチップ積層型電子部品。
4. The chip multilayer electronic component according to claim 1, wherein the base has a substantially rectangular parallelepiped shape, and a plurality of external electrodes are provided on a pair of opposing surfaces.
【請求項5】フェライト粉末と樹脂バインダーからなる
フェライトシートを設ける第1の工程と、前記シートに
メッキ転写により導電部材による導体パターンを設ける
第2の工程と、前記シートに前記導体パターンを複数枚
電気的に接続させる導体スルホールを設ける第3の工程
と、フェライトシートと導体パターンを設けたシートお
よび導体スルホールを形成したシートを圧着積層させる
第4の工程と、圧着積層した積層体を所定の寸法に切断
し、前記切断した積層体を800℃〜1200℃にて焼
成する第5の工程と、導電パターンの厚みが、基体に埋
設している部分と基体側面に露出して外部電極と接触す
る部分で異なり、接触する部分を厚くした導電パターン
と導通する外部電極を設ける第6の工程と、前記外部電
極を多層構造にする第7の工程と、前記外部電極の多層
構造部分を溶融する第8の工程とを備えたチップ積層型
電子部品の製造方法。
5. A first step of providing a ferrite sheet made of ferrite powder and a resin binder, a second step of providing a conductor pattern of a conductive member on the sheet by plating transfer, and a plurality of the conductor patterns on the sheet. A third step of providing a conductor through hole to be electrically connected, a fourth step of pressure-bonding and laminating a sheet provided with a ferrite sheet, a conductor pattern, and a sheet having a conductor through-hole, and a press-laminated laminate having a predetermined size. And a fifth step of firing the cut laminated body at 800 ° C. to 1200 ° C., and the thickness of the conductive pattern is exposed at the portion embedded in the base and the side surface of the base to contact the external electrode. A sixth step of providing an external electrode which is different in part and which is electrically connected to the conductive pattern having a thickened contact part, and the external electrode having a multilayer structure. A seventh step, an eighth step of the manufacturing method of the stacked-chip electronic component having a melting the multilayer structure portion of the external electrode.
JP2001221120A 2001-07-23 2001-07-23 Chip laminated-type electronic component and manufacturing method therefor Pending JP2003037010A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001221120A JP2003037010A (en) 2001-07-23 2001-07-23 Chip laminated-type electronic component and manufacturing method therefor

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001221120A JP2003037010A (en) 2001-07-23 2001-07-23 Chip laminated-type electronic component and manufacturing method therefor

Publications (1)

Publication Number Publication Date
JP2003037010A true JP2003037010A (en) 2003-02-07

Family

ID=19054838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001221120A Pending JP2003037010A (en) 2001-07-23 2001-07-23 Chip laminated-type electronic component and manufacturing method therefor

Country Status (1)

Country Link
JP (1) JP2003037010A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006287063A (en) * 2005-04-01 2006-10-19 Murata Mfg Co Ltd Electronic part
KR20150048233A (en) * 2012-08-31 2015-05-06 신에쓰 가가꾸 고교 가부시끼가이샤 Production method for rare earth permanent magnet
JP2016032093A (en) * 2014-07-29 2016-03-07 サムソン エレクトロ−メカニックス カンパニーリミテッド. Chip electronic component and mounting substrate of the same

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006287063A (en) * 2005-04-01 2006-10-19 Murata Mfg Co Ltd Electronic part
JP4687205B2 (en) * 2005-04-01 2011-05-25 株式会社村田製作所 Electronic components
KR20150048233A (en) * 2012-08-31 2015-05-06 신에쓰 가가꾸 고교 가부시끼가이샤 Production method for rare earth permanent magnet
KR102101309B1 (en) 2012-08-31 2020-04-16 신에쓰 가가꾸 고교 가부시끼가이샤 Production method for rare earth permanent magnet
JP2016032093A (en) * 2014-07-29 2016-03-07 サムソン エレクトロ−メカニックス カンパニーリミテッド. Chip electronic component and mounting substrate of the same
JP2019024113A (en) * 2014-07-29 2019-02-14 サムソン エレクトロ−メカニックス カンパニーリミテッド. Chip electronic component and mounting board thereof

Similar Documents

Publication Publication Date Title
JP4432489B2 (en) Manufacturing method of anti-static parts
US4953273A (en) Process for applying conductive terminations to ceramic components
JP4463045B2 (en) Ceramic electronic components and capacitors
JP5293605B2 (en) Ceramic multilayer substrate and manufacturing method thereof
JP3115713B2 (en) Ceramic electronic components
JP2004200373A (en) Electronic component and method of manufacturing the same
WO2018093626A1 (en) Face down mlcc
JP5582069B2 (en) Ceramic multilayer substrate
JP4715000B2 (en) Manufacturing method of chip-type electronic component
JP2007173650A (en) Wiring board and method of manufacturing same
JP4038602B2 (en) Conductive paste and ceramic multilayer substrate
JP2003037010A (en) Chip laminated-type electronic component and manufacturing method therefor
JP2003297646A (en) Chip-type electronic component
JP2003272923A (en) Electronic component
JPH10149945A (en) Multilayered ceramic chip parts and its manufacture
JP2000323806A (en) Ceramic circuit board with bump and manufacture thereof
JPS5917227A (en) Method of producing composite laminated ceramic part
JPH09312232A (en) Manufacturing laminated chip inductor
JP2004273499A (en) Electrode and electronic part
JPH04206910A (en) Manufacture of laminated coil
JP4463046B2 (en) Ceramic electronic components and capacitors
JP2007150052A (en) Method for manufacturing wiring board
JP2003282325A (en) Laminated chip electronic component and its manufacturing method
JP2004047817A (en) Laminated ferrite substrate, thin coil component, and circuit device using the same
JPH10208970A (en) Laminate ceramic capacitor