JP2002330580A - Electric power converter - Google Patents
Electric power converterInfo
- Publication number
- JP2002330580A JP2002330580A JP2001136117A JP2001136117A JP2002330580A JP 2002330580 A JP2002330580 A JP 2002330580A JP 2001136117 A JP2001136117 A JP 2001136117A JP 2001136117 A JP2001136117 A JP 2001136117A JP 2002330580 A JP2002330580 A JP 2002330580A
- Authority
- JP
- Japan
- Prior art keywords
- igbt
- time
- turn
- circuit
- switching
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Abstract
Description
【0001】[0001]
【発明の属する技術分野】この発明は、モータなどを駆
動するインバータなどの電力変換装置、特にその改良に
関する。BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power converter such as an inverter for driving a motor or the like, and more particularly to an improvement thereof.
【0002】[0002]
【従来の技術】図3に電力用半導体素子としてIGBT
(絶縁ゲート形バイポーラトランジスタ)を用いた、イ
ンバータの一般的な例を示す。同図において、1は直流
電源回路(交流入力の場合は、整流器+電解コンデンサ
の構成となる)、2はIGBTおよびダイオードよりな
り直流を交流に変換するインバータ回路、3A,3Bは
IGBTのゲート駆動回路、4A,4Bはゲート駆動回
路用電源、5は各ゲート駆動回路にオン,オフ指令信号
を出力する制御回路、6はモータなどの負荷である。2. Description of the Related Art FIG. 3 shows an IGBT as a power semiconductor device.
A general example of an inverter using (insulated gate bipolar transistor) will be described. In the figure, reference numeral 1 denotes a DC power supply circuit (in the case of AC input, a rectifier + electrolytic capacitor configuration), 2 denotes an inverter circuit composed of an IGBT and a diode and converts DC to AC, and 3A and 3B drive the IGBT gate. Circuits, 4A and 4B are power supplies for the gate drive circuit, 5 is a control circuit that outputs an ON / OFF command signal to each gate drive circuit, and 6 is a load such as a motor.
【0003】通常、インバータ運転時において転流を行
なう場合、上下アームにおけるゲート駆動回路の信号伝
送時間のばらつきや、IGBT素子特性のばらつきおよ
びスイッチング時のストレージ時間などがあるため、上
下アームが同時にオンとならないよう短絡防止期間(デ
ッドタイム)を設定することが必要となる。IGBTの
場合、この時間は通常3〜5μsに設定される。Normally, when commutation occurs during inverter operation, the upper and lower arms are simultaneously turned on because of variations in signal transmission time of the gate drive circuit in the upper and lower arms, variations in IGBT element characteristics, and storage time during switching. It is necessary to set a short-circuit prevention period (dead time) so as not to occur. In the case of an IGBT, this time is usually set to 3 to 5 μs.
【0004】[0004]
【発明が解決しようとする課題】IGBTがターンオフ
する際、例えば図4に示すように、コレクタ・エミッタ
間に印加する電圧(VCE)の電圧変化率dv/dtは
ターンオフする電流値に依存し、ターンオフ電流値が小
さいほどdv/dt値も低くなる(図4(a)はターン
オフ電流が大きい場合、同(b)は小さい場合を示
す)。これは、ターンオフするIGBTの出力容量の充
電がターンオフ電流によって行なわれるためで、ターン
オフ電流値が小さいほど充電に要する時間が長くなるた
めである。When the IGBT is turned off, for example, as shown in FIG. 4, the voltage change rate dv / dt of the voltage (VCE) applied between the collector and the emitter depends on the current value to be turned off. The smaller the turn-off current value, the lower the dv / dt value (FIG. 4A shows the case where the turn-off current is large, and FIG. 4B shows the case where it is small). This is because the output capacitance of the IGBT to be turned off is charged by the turn-off current, and the smaller the turn-off current value, the longer the time required for charging.
【0005】通常、IGBTの定格電流の数百分の一程
度以下の電流値でターンオフする場合dv/dtは極端
に低減し、直流電源電圧値に達するまでに数μs程度要
する(ターンオフのスイッチング時間が延びる)。その
ため、デッドタイム時間を短く設定している装置では、
低電流値でターンオフする際、ターンオフするIGBT
に印加する電圧が直流電源電圧値に達する前に対向アー
ム側のIGBTがオンしてしまい、瞬間的に上下アーム
短絡現象が発生する。その結果、不必要な過電流検出を
行なったり、IGBTのスイッチング損失が増加するな
どの問題が生じることになる。Normally, when the IGBT is turned off at a current value of about several hundredths or less of the rated current of the IGBT, dv / dt is extremely reduced, and it takes several μs to reach the DC power supply voltage value (turn-off switching time). Is extended). Therefore, in a device that sets a short dead time,
IGBT that turns off when turning off at low current value
Before the voltage applied to the IGBT reaches the DC power supply voltage value, the IGBT on the opposite arm is turned on, and the upper and lower arm short-circuit phenomenon occurs instantaneously. As a result, problems such as unnecessary overcurrent detection and an increase in switching loss of the IGBT occur.
【0006】一方、デッドタイムの設定時間を長くすれ
ば上述の現象は回避できるが、モータを制御する観点か
らは、インバータが実際に出力する電圧がデッドタイム
の時間だけ少なくなるため、精度の良い制御ができなく
なる。特に、高キャリア運転や低速運転では、相対的に
指令電圧と実際の出力電圧との誤差電圧が大きくなるた
め、モータのトルクリプルや回転むらが大きくなるとい
う問題がある。したがって、この発明の課題は、低電流
時のスイッチング時間を短縮し、IGBTのスイッチン
グ損失を低減し、デッドタイムの設定時間を短くするこ
となどにある。On the other hand, the above phenomenon can be avoided by increasing the set time of the dead time. However, from the viewpoint of controlling the motor, the voltage actually output by the inverter is reduced by the dead time, so that the accuracy is high. You lose control. Particularly, in the high carrier operation and the low speed operation, the error voltage between the command voltage and the actual output voltage becomes relatively large, so that there is a problem that torque ripple and rotation unevenness of the motor become large. Accordingly, it is an object of the present invention to reduce the switching time at low current, reduce the switching loss of the IGBT, and shorten the dead time setting time.
【0007】[0007]
【課題を解決するための手段】このような課題を解決す
るため、請求項1の発明では、電力変換回路を構成する
電力用半導体素子と並列に昇圧チョッパ回路を接続し、
この昇圧チョッパ回路のエネルギーで前記電力用半導体
素子の出力容量を充電することにより、低電流ターンオ
フ時のスイッチング時間を短縮することを特徴とする。
上記請求項1の発明では、前記昇圧チョッパ回路は、電
力用半導体素子のターンオフ指令に同期させて動作させ
ることができる(請求項2の発明)。According to the first aspect of the present invention, a boost chopper circuit is connected in parallel with a power semiconductor element constituting a power conversion circuit.
By charging the output capacitance of the power semiconductor device with the energy of the boost chopper circuit, the switching time at the time of low current turn-off is reduced.
According to the first aspect of the present invention, the boost chopper circuit can be operated in synchronization with a turn-off command of the power semiconductor element (the second aspect of the invention).
【0008】すなわち、IGBTのターンオフ電流値が
小さい場合においても、昇圧チョッパ回路を用いて本回
路内のインダクタンスのエネルギーをIGBTの出力容
量の充電に転換することでdv/dtを低減させないよ
うにし、大電流ターンオフ時と同様のスイッチング時間
でターンオフ可能とするものである。That is, even when the turn-off current value of the IGBT is small, dv / dt is not reduced by converting the energy of the inductance in this circuit to the charging of the output capacitance of the IGBT by using the boost chopper circuit. It can be turned off in the same switching time as when turning off a large current.
【0009】[0009]
【発明の実施の形態】図1はこの発明の第1の実施の形
態を示す構成図である。同図からも明らかなように、I
GBT(T1)と並列に、インダクタンスLおよびスイ
ッチ素子M1,M2からなる昇圧チョッパ回路を接続し
て構成される。本昇圧チョッパ回路の電源としては、ゲ
ート駆動回路用電源4Aを流用する。Dはブロック用の
ダイオードである。また、制御回路5からの信号C1に
対し、インバータゲートINと、立ち上がりエッジトリ
ガのワンショット回路7A,7Bを接続する。FIG. 1 is a configuration diagram showing a first embodiment of the present invention. As is apparent from FIG.
A boost chopper circuit including an inductance L and switch elements M1 and M2 is connected in parallel with the GBT (T1). As the power supply for the boost chopper circuit, the power supply 4A for the gate drive circuit is used. D is a blocking diode. In addition, for the signal C1 from the control circuit 5, the inverter gate IN and the one-shot circuits 7A and 7B of the rising edge trigger are connected.
【0010】図1の動作について、図2も参照して説明
する。いま、制御回路5からの信号C1が図2のよう
にオフすると、スイッチ素子M1はワンショット期間
(t1)、スイッチ素子M2はワンショット期間(t2)
だけオンするので(図2,参照)、インダクタンス
Lには、電源4Aの電圧をVgとして、 E=LI0 2/2=Vg2t1 2/2L(J) のエネルギーが蓄積される。その後、M1がオフする
と、インダクタンスLに流れていた電流はダイオードD
を介して流れ(図2,参照)、インダクタンスのエ
ネルギーはIGBTの出力容量を充電するエネルギーに
転換される。The operation of FIG. 1 will be described with reference to FIG. Now, when the signal C1 from the control circuit 5 is turned off as shown in FIG. 2, the switch element M1 is in a one-shot period (t 1 ), and the switch element M2 is in a one-shot period (t 2 ).
Since on only (Fig. 2, reference), the inductance L, the voltage of the power source 4A as Vg, energy E = LI 0 2/2 = Vg 2 t 1 2 / 2L (J) is accumulated. Thereafter, when M1 is turned off, the current flowing through the inductance L becomes the diode D
(See FIG. 2), the energy of the inductance is converted to energy for charging the output capacity of the IGBT.
【0011】上記のように、M1,M2のターンオンを
IGBT側のターンオフタイミングと同期をとること
で、インダクタンス電流をIGBTの出力容量の充電電
流とすることができ、その結果、IGBTの低電流時に
おけるスイッチング時間の短縮化が可能となる。図1の
例では、IGBTの電流値の如何に関わらずターンオフ
する毎に動作するようにしたが、損失の低減を図るた
め、IGBTや負荷に流れる電流を検出する検出器から
の信号を用い、或る電流値以下の場合のみ動作させるよ
うにすることもできる。As described above, by synchronizing the turn-on of M1 and M2 with the turn-off timing on the IGBT side, the inductance current can be used as the charging current for the output capacitance of the IGBT. , The switching time can be reduced. In the example of FIG. 1, the operation is performed every time the IGBT is turned off irrespective of the current value of the IGBT. However, in order to reduce the loss, a signal from the IGBT or a detector that detects the current flowing to the load is used. It is also possible to operate only when the current value is lower than a certain current value.
【0012】[0012]
【発明の効果】この発明によれば、低電流ターンオフ時
の上下アーム短絡現象がなくなるため、過電流の誤検出
動作が回避でき、スイッチング損失が低減されるだけで
なく、デッドタイムの短縮化も可能となり、モータ制御
の高性能化が実現できる。According to the present invention, since the upper and lower arms are not short-circuited at the time of low current turn-off, erroneous detection of overcurrent can be avoided, and not only switching loss is reduced but also dead time is shortened. It is possible to realize high performance of motor control.
【図1】この発明の第1の実施の形態説明図である。FIG. 1 is an explanatory diagram of a first embodiment of the present invention.
【図2】図1の動作を説明するための各部波形図であ
る。FIG. 2 is a waveform diagram of each part for explaining the operation of FIG. 1;
【図3】インバータ主回路の従来例を示す構成図であ
る。FIG. 3 is a configuration diagram showing a conventional example of an inverter main circuit.
【図4】図3の動作を説明するための各部波形図であ
る。FIG. 4 is a waveform diagram of each part for explaining the operation of FIG. 3;
1…直流電源、2…インバータ回路、3A,3B…ゲー
ト駆動回路、4A,4B…ゲート駆動回路用電源、5…
制御回路、6…モータ(負荷)、7A,7B…ワンショ
ット回路、L…インダクタンス、M1,M2…スイッチ
素子、D…ダイオード、T1…IGBT(絶縁ゲート形
バイポーラトランジスタ)、IN…インバータゲート。DESCRIPTION OF SYMBOLS 1 ... DC power supply, 2 ... Inverter circuit, 3A, 3B ... Gate drive circuit, 4A, 4B ... Gate drive circuit power supply, 5 ...
Control circuit, 6: motor (load), 7A, 7B: one-shot circuit, L: inductance, M1, M2: switch element, D: diode, T1: IGBT (insulated gate bipolar transistor), IN: inverter gate.
Claims (2)
子と並列に昇圧チョッパ回路を接続し、この昇圧チョッ
パ回路のエネルギーで前記電力用半導体素子の出力容量
を充電することにより、低電流ターンオフ時のスイッチ
ング時間を短縮することを特徴とする電力変換装置。A boost chopper circuit is connected in parallel with a power semiconductor device constituting a power conversion circuit, and the output capacitance of the power semiconductor device is charged with the energy of the boost chopper circuit so that a low current turn-off time is achieved. A power conversion device characterized by shortening the switching time.
素子のターンオフ指令に同期させて動作させることを特
徴とする請求項1に記載の電力変換装置。2. The power conversion device according to claim 1, wherein the boost chopper circuit operates in synchronization with a turn-off command of a power semiconductor device.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001136117A JP2002330580A (en) | 2001-05-07 | 2001-05-07 | Electric power converter |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001136117A JP2002330580A (en) | 2001-05-07 | 2001-05-07 | Electric power converter |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2002330580A true JP2002330580A (en) | 2002-11-15 |
Family
ID=18983465
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001136117A Pending JP2002330580A (en) | 2001-05-07 | 2001-05-07 | Electric power converter |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2002330580A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014187736A (en) * | 2013-03-21 | 2014-10-02 | Toyota Motor Corp | Semiconductor drive device |
Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0698528A (en) * | 1992-09-11 | 1994-04-08 | Toshiba Corp | Gate power supply circuit |
-
2001
- 2001-05-07 JP JP2001136117A patent/JP2002330580A/en active Pending
Patent Citations (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0698528A (en) * | 1992-09-11 | 1994-04-08 | Toshiba Corp | Gate power supply circuit |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2014187736A (en) * | 2013-03-21 | 2014-10-02 | Toyota Motor Corp | Semiconductor drive device |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5107151A (en) | Switching circuit employing electronic devices in series with an inductor to avoid commutation breakdown and extending the current range of switching circuits by using igbt devices in place of mosfets | |
US6069809A (en) | Resonant inverter apparatus | |
JP3339311B2 (en) | Driver circuit for self-extinguishing semiconductor device | |
WO2011096232A1 (en) | Power conversion device | |
US20110228564A1 (en) | Gate drive circuit of the voltage drive type semiconductor element and power converter | |
JP2000197371A (en) | Inverter device | |
JPH0946201A (en) | Driving method/device for insulating gate type semiconductor device | |
JP6582764B2 (en) | Semiconductor device driving apparatus | |
WO2014067271A1 (en) | Three-level inverter and power supply device | |
US20110069515A1 (en) | Active boost power converter for single-phase srm | |
JP2009011013A (en) | Power conversion equipment | |
US20140119088A1 (en) | Three-level inverter and power supply equipment | |
JPH0947015A (en) | Drive circuit for self-extinguishing semiconductor element | |
AU2014297873A1 (en) | Semiconductor device and power conversion device | |
JPH0799429A (en) | Surge voltage suppression circuit for igbt and overcurrent interrupt circuit | |
JP4506276B2 (en) | Drive circuit for self-extinguishing semiconductor device | |
WO2023061149A1 (en) | Silicon controlled rectifier drive circuit, silicon controlled rectifier drive application circuit, and electric/electrical device | |
JP3568024B2 (en) | Gate drive circuit for voltage driven semiconductor device | |
JP2020102918A (en) | Motor driving device | |
US8242726B2 (en) | Method and circuit arrangement for the feedback of commutation energy in three-phase current drive systems with a current intermediate circuit converter | |
JP2007104739A (en) | Drive circuit of power semiconductor module | |
JP2000197343A (en) | Gate control method for semiconductor element | |
JP2002330580A (en) | Electric power converter | |
JP2017228912A (en) | Semiconductor device | |
JPH0947013A (en) | Snubber circuit and power converter employing it |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20031225 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20040121 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20040205 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20080313 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20091112 |
|
RD03 | Notification of appointment of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7423 Effective date: 20091112 |
|
RD04 | Notification of resignation of power of attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7424 Effective date: 20091112 |
|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A712 Effective date: 20110422 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110426 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110823 |