|
US4433388A
(en)
|
1980-10-06 |
1984-02-21 |
Ncr Corporation |
Longitudinal parity
|
|
US4996690A
(en)
|
1988-08-26 |
1991-02-26 |
Stac Electronics |
Write operation with gating capability
|
|
US5253352A
(en)
|
1989-11-13 |
1993-10-12 |
Zenith Data Systems Corporation |
Method and apparatus for pipelining cache accesses using anticipatory initiation of cache read
|
|
US5134619A
(en)
|
1990-04-06 |
1992-07-28 |
Sf2 Corporation |
Failure-tolerant mass storage system
|
|
JPH04184634A
(ja)
|
1990-11-20 |
1992-07-01 |
Matsushita Electric Ind Co Ltd |
マイクロコンピュータ
|
|
US5278984A
(en)
|
1990-12-19 |
1994-01-11 |
Bull Hn Information Systems Inc. |
Method for managing requests by specifying time intervals for transmitting a minimum number of messages for specific destinations and priority levels
|
|
JP3409859B2
(ja)
|
1991-01-31 |
2003-05-26 |
株式会社日立製作所 |
制御装置の制御方法
|
|
US5333143A
(en)
|
1991-08-29 |
1994-07-26 |
International Business Machines Corporation |
Method and means for b-adjacent coding and rebuilding data from up to two unavailable DASDS in a DASD array
|
|
US5499337A
(en)
|
1991-09-27 |
1996-03-12 |
Emc Corporation |
Storage device array architecture with solid-state redundancy unit
|
|
WO1993023803A1
(en)
|
1992-05-21 |
1993-11-25 |
Fujitsu Limited |
Disk array apparatus
|
|
US5588134A
(en)
|
1992-09-25 |
1996-12-24 |
Amdahl Corporation |
System for establishing priority among selected tasks based on location of tasks and sequence that the tasks were stored whereas task is always stored in location with the lowest available address
|
|
US5384788A
(en)
|
1992-10-26 |
1995-01-24 |
Dell Usa, L.P. |
Apparatus and method for optimal error correcting code to parity conversion
|
|
US5517514A
(en)
|
1992-11-12 |
1996-05-14 |
Amdahl Corporation |
Parity checking system with reduced usage of I/O pins
|
|
US5819109A
(en)
*
|
1992-12-07 |
1998-10-06 |
Digital Equipment Corporation |
System for storing pending parity update log entries, calculating new parity, updating the parity block, and removing each entry from the log when update is complete
|
|
US5369652A
(en)
|
1993-06-14 |
1994-11-29 |
International Business Machines Corporation |
Error detection and correction having one data format recordable on record media using a diverse number of concurrently recorded tracks
|
|
JP3188071B2
(ja)
|
1993-10-14 |
2001-07-16 |
富士通株式会社 |
ディスクキャッシュ装置
|
|
US5463643A
(en)
|
1994-03-07 |
1995-10-31 |
Dell Usa, L.P. |
Redundant memory channel array configuration with data striping and error correction capabilities
|
|
US6523060B1
(en)
|
1995-04-07 |
2003-02-18 |
Cisco Technology, Inc. |
Method and apparatus for the management of queue pointers by multiple processors in a digital communications network
|
|
US5796735A
(en)
|
1995-08-28 |
1998-08-18 |
Integrated Device Technology, Inc. |
System and method for transmission rate control in a segmentation and reassembly (SAR) circuit under ATM protocol
|
|
US5937205A
(en)
|
1995-12-06 |
1999-08-10 |
International Business Machines Corporation |
Dynamic queue prioritization by modifying priority value based on queue's level and serving less than a maximum number of requests per queue
|
|
US5754776A
(en)
|
1995-12-28 |
1998-05-19 |
Intel Corporation |
Re-prioritizing background data transfers in multipoint conferencing
|
|
US5748901A
(en)
|
1996-05-21 |
1998-05-05 |
Ramot University Authority Ltd. |
Flow control algorithm for high speed networks
|
|
US5893162A
(en)
|
1997-02-05 |
1999-04-06 |
Transwitch Corp. |
Method and apparatus for allocation and management of shared memory with data in memory stored as multiple linked lists
|
|
US6092158A
(en)
|
1997-06-13 |
2000-07-18 |
Intel Corporation |
Method and apparatus for arbitrating between command streams
|
|
US6151641A
(en)
|
1997-09-30 |
2000-11-21 |
Lsi Logic Corporation |
DMA controller of a RAID storage controller with integrated XOR parity computation capability adapted to compute parity in parallel with the transfer of data segments
|
|
US6341342B1
(en)
|
1997-11-04 |
2002-01-22 |
Compaq Information Technologies Group, L.P. |
Method and apparatus for zeroing a transfer buffer memory as a background task
|
|
US6279087B1
(en)
|
1997-12-22 |
2001-08-21 |
Compaq Computer Corporation |
System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations
|
|
US5948081A
(en)
|
1997-12-22 |
1999-09-07 |
Compaq Computer Corporation |
System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed
|
|
US6175889B1
(en)
|
1998-10-21 |
2001-01-16 |
Compaq Computer Corporation |
Apparatus, method and system for a computer CPU and memory to high speed peripheral interconnect bridge having a plurality of physical buses with a single logical bus number
|
|
GB9909196D0
(en)
|
1999-04-21 |
1999-06-16 |
Texas Instruments Ltd |
Transfer controller with hub and ports architecture
|
|
US6317806B1
(en)
|
1999-05-20 |
2001-11-13 |
International Business Machines Corporation |
Static queue and index queue for storing values identifying static queue locations
|
|
US6594796B1
(en)
*
|
2000-06-30 |
2003-07-15 |
Oak Technology, Inc. |
Simultaneous processing for error detection and P-parity and Q-parity ECC encoding
|
|
US6523087B2
(en)
|
2001-03-06 |
2003-02-18 |
Chaparral Network Storage, Inc. |
Utilizing parity caching and parity logging while closing the RAID5 write hole
|
|
US6687872B2
(en)
|
2001-03-14 |
2004-02-03 |
Hewlett-Packard Development Company, L.P. |
Methods and systems of using result buffers in parity operations
|
|
US6567891B2
(en)
|
2001-03-14 |
2003-05-20 |
Hewlett-Packard Development Company, L.P. |
Methods and arrangements for improved stripe-based processing
|
|
US7062702B2
(en)
|
2001-03-14 |
2006-06-13 |
Hewlett-Packard Development Company, L.P. |
Efficient parity operations
|