JP2002328814A - パリティ演算を実行する方法 - Google Patents
パリティ演算を実行する方法Info
- Publication number
- JP2002328814A JP2002328814A JP2002032497A JP2002032497A JP2002328814A JP 2002328814 A JP2002328814 A JP 2002328814A JP 2002032497 A JP2002032497 A JP 2002032497A JP 2002032497 A JP2002032497 A JP 2002032497A JP 2002328814 A JP2002328814 A JP 2002328814A
- Authority
- JP
- Japan
- Prior art keywords
- parity
- coefficient
- subset
- data
- segment
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0602—Interfaces specially adapted for storage systems specifically adapted to achieve a particular effect
- G06F3/0626—Reducing size or complexity of storage systems
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0628—Interfaces specially adapted for storage systems making use of a particular technique
- G06F3/0646—Horizontal data movement in storage systems, i.e. moving data in between storage devices or systems
- G06F3/065—Replication mechanisms
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements
- G06F3/06—Digital input from, or digital output to, record carriers, e.g. RAID, emulated record carriers or networked record carriers
- G06F3/0601—Interfaces specially adapted for storage systems
- G06F3/0668—Interfaces specially adapted for storage systems adopting a particular infrastructure
- G06F3/0671—In-line storage system
- G06F3/0683—Plurality of storage devices
- G06F3/0689—Disk arrays, e.g. RAID, JBOD
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Human Computer Interaction (AREA)
- Quality & Reliability (AREA)
- Error Detection And Correction (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/808,710 US7062702B2 (en) | 2001-03-14 | 2001-03-14 | Efficient parity operations |
| US09/808,710 | 2001-03-14 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002328814A true JP2002328814A (ja) | 2002-11-15 |
| JP2002328814A5 JP2002328814A5 (https=) | 2005-07-14 |
Family
ID=25199493
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002032497A Pending JP2002328814A (ja) | 2001-03-14 | 2002-02-08 | パリティ演算を実行する方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7062702B2 (https=) |
| EP (1) | EP1241561A3 (https=) |
| JP (1) | JP2002328814A (https=) |
Families Citing this family (8)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6766480B2 (en) * | 2001-03-14 | 2004-07-20 | Hewlett-Packard Development Company, L.P. | Using task description blocks to maintain information regarding operations |
| US7062702B2 (en) | 2001-03-14 | 2006-06-13 | Hewlett-Packard Development Company, L.P. | Efficient parity operations |
| AU2002310344A1 (en) * | 2001-06-08 | 2002-12-23 | Broadcom Corporation | Integrated upstream amplifier for cable modems and cable set-top boxes |
| US20050273651A1 (en) * | 2004-05-18 | 2005-12-08 | Aristos Logic Corporation | Method of implementing XOR based raid algorithms |
| WO2007012920A1 (en) * | 2005-07-27 | 2007-02-01 | Adaptec, Inc. | Method and system for improving the performance of reed-solomon parity operations in redundant array of inexpensive disks |
| US7934120B2 (en) * | 2006-09-11 | 2011-04-26 | International Business Machines Corporation | Storing data redundantly |
| US8239745B2 (en) * | 2009-06-02 | 2012-08-07 | Freescale Semiconductor, Inc. | Parity data encoder for serial communication |
| US10481979B2 (en) * | 2017-09-28 | 2019-11-19 | Intel Corporation | Storage system, computing system, and methods thereof |
Family Cites Families (36)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US4433388A (en) | 1980-10-06 | 1984-02-21 | Ncr Corporation | Longitudinal parity |
| US4996690A (en) | 1988-08-26 | 1991-02-26 | Stac Electronics | Write operation with gating capability |
| US5253352A (en) | 1989-11-13 | 1993-10-12 | Zenith Data Systems Corporation | Method and apparatus for pipelining cache accesses using anticipatory initiation of cache read |
| US5134619A (en) | 1990-04-06 | 1992-07-28 | Sf2 Corporation | Failure-tolerant mass storage system |
| JPH04184634A (ja) | 1990-11-20 | 1992-07-01 | Matsushita Electric Ind Co Ltd | マイクロコンピュータ |
| US5278984A (en) | 1990-12-19 | 1994-01-11 | Bull Hn Information Systems Inc. | Method for managing requests by specifying time intervals for transmitting a minimum number of messages for specific destinations and priority levels |
| JP3409859B2 (ja) | 1991-01-31 | 2003-05-26 | 株式会社日立製作所 | 制御装置の制御方法 |
| US5333143A (en) | 1991-08-29 | 1994-07-26 | International Business Machines Corporation | Method and means for b-adjacent coding and rebuilding data from up to two unavailable DASDS in a DASD array |
| US5499337A (en) | 1991-09-27 | 1996-03-12 | Emc Corporation | Storage device array architecture with solid-state redundancy unit |
| WO1993023803A1 (en) | 1992-05-21 | 1993-11-25 | Fujitsu Limited | Disk array apparatus |
| US5588134A (en) | 1992-09-25 | 1996-12-24 | Amdahl Corporation | System for establishing priority among selected tasks based on location of tasks and sequence that the tasks were stored whereas task is always stored in location with the lowest available address |
| US5384788A (en) | 1992-10-26 | 1995-01-24 | Dell Usa, L.P. | Apparatus and method for optimal error correcting code to parity conversion |
| US5517514A (en) | 1992-11-12 | 1996-05-14 | Amdahl Corporation | Parity checking system with reduced usage of I/O pins |
| US5819109A (en) * | 1992-12-07 | 1998-10-06 | Digital Equipment Corporation | System for storing pending parity update log entries, calculating new parity, updating the parity block, and removing each entry from the log when update is complete |
| US5369652A (en) | 1993-06-14 | 1994-11-29 | International Business Machines Corporation | Error detection and correction having one data format recordable on record media using a diverse number of concurrently recorded tracks |
| JP3188071B2 (ja) | 1993-10-14 | 2001-07-16 | 富士通株式会社 | ディスクキャッシュ装置 |
| US5463643A (en) | 1994-03-07 | 1995-10-31 | Dell Usa, L.P. | Redundant memory channel array configuration with data striping and error correction capabilities |
| US6523060B1 (en) | 1995-04-07 | 2003-02-18 | Cisco Technology, Inc. | Method and apparatus for the management of queue pointers by multiple processors in a digital communications network |
| US5796735A (en) | 1995-08-28 | 1998-08-18 | Integrated Device Technology, Inc. | System and method for transmission rate control in a segmentation and reassembly (SAR) circuit under ATM protocol |
| US5937205A (en) | 1995-12-06 | 1999-08-10 | International Business Machines Corporation | Dynamic queue prioritization by modifying priority value based on queue's level and serving less than a maximum number of requests per queue |
| US5754776A (en) | 1995-12-28 | 1998-05-19 | Intel Corporation | Re-prioritizing background data transfers in multipoint conferencing |
| US5748901A (en) | 1996-05-21 | 1998-05-05 | Ramot University Authority Ltd. | Flow control algorithm for high speed networks |
| US5893162A (en) | 1997-02-05 | 1999-04-06 | Transwitch Corp. | Method and apparatus for allocation and management of shared memory with data in memory stored as multiple linked lists |
| US6092158A (en) | 1997-06-13 | 2000-07-18 | Intel Corporation | Method and apparatus for arbitrating between command streams |
| US6151641A (en) | 1997-09-30 | 2000-11-21 | Lsi Logic Corporation | DMA controller of a RAID storage controller with integrated XOR parity computation capability adapted to compute parity in parallel with the transfer of data segments |
| US6341342B1 (en) | 1997-11-04 | 2002-01-22 | Compaq Information Technologies Group, L.P. | Method and apparatus for zeroing a transfer buffer memory as a background task |
| US6279087B1 (en) | 1997-12-22 | 2001-08-21 | Compaq Computer Corporation | System and method for maintaining coherency and improving performance in a bus bridge supporting write posting operations |
| US5948081A (en) | 1997-12-22 | 1999-09-07 | Compaq Computer Corporation | System for flushing queued memory write request corresponding to a queued read request and all prior write requests with counter indicating requests to be flushed |
| US6175889B1 (en) | 1998-10-21 | 2001-01-16 | Compaq Computer Corporation | Apparatus, method and system for a computer CPU and memory to high speed peripheral interconnect bridge having a plurality of physical buses with a single logical bus number |
| GB9909196D0 (en) | 1999-04-21 | 1999-06-16 | Texas Instruments Ltd | Transfer controller with hub and ports architecture |
| US6317806B1 (en) | 1999-05-20 | 2001-11-13 | International Business Machines Corporation | Static queue and index queue for storing values identifying static queue locations |
| US6594796B1 (en) * | 2000-06-30 | 2003-07-15 | Oak Technology, Inc. | Simultaneous processing for error detection and P-parity and Q-parity ECC encoding |
| US6523087B2 (en) | 2001-03-06 | 2003-02-18 | Chaparral Network Storage, Inc. | Utilizing parity caching and parity logging while closing the RAID5 write hole |
| US6687872B2 (en) | 2001-03-14 | 2004-02-03 | Hewlett-Packard Development Company, L.P. | Methods and systems of using result buffers in parity operations |
| US6567891B2 (en) | 2001-03-14 | 2003-05-20 | Hewlett-Packard Development Company, L.P. | Methods and arrangements for improved stripe-based processing |
| US7062702B2 (en) | 2001-03-14 | 2006-06-13 | Hewlett-Packard Development Company, L.P. | Efficient parity operations |
-
2001
- 2001-03-14 US US09/808,710 patent/US7062702B2/en not_active Expired - Lifetime
-
2002
- 2002-02-08 JP JP2002032497A patent/JP2002328814A/ja active Pending
- 2002-03-07 EP EP02251619A patent/EP1241561A3/en not_active Withdrawn
Also Published As
| Publication number | Publication date |
|---|---|
| EP1241561A3 (en) | 2004-12-01 |
| EP1241561A2 (en) | 2002-09-18 |
| US20020166077A1 (en) | 2002-11-07 |
| US7062702B2 (en) | 2006-06-13 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6687872B2 (en) | Methods and systems of using result buffers in parity operations | |
| US6567891B2 (en) | Methods and arrangements for improved stripe-based processing | |
| US6138125A (en) | Block coding method and system for failure recovery in disk arrays | |
| EP1687707B1 (en) | Semi-static parity distribution technique | |
| US7386758B2 (en) | Method and apparatus for reconstructing data in object-based storage arrays | |
| JP5102776B2 (ja) | ストレージアレイにおける三重故障からの効率的な復旧を可能にする三重パリティ技術 | |
| US7281089B2 (en) | System and method for reorganizing data in a raid storage system | |
| EP1324200A2 (en) | Row-diagonal parity technique for enabling efficient recovery from double failures in a storage array | |
| JP2004227560A (ja) | 外部格納サブシステムにおけるパリティー格納方法及びエラーブロック復旧方法 | |
| JPH04230512A (ja) | Dasdアレイのための更新記録方法及び装置 | |
| US6223323B1 (en) | Method for storing parity information in a disk array storage system | |
| US6766480B2 (en) | Using task description blocks to maintain information regarding operations | |
| JPH0785227B2 (ja) | 並列計算システムにおける冗長パリティ保護方法 | |
| JPH09146850A (ja) | 記憶装置障害保護方法、試験方法、パリティ等割り当て方法、および、保護システム | |
| JPH0727439B2 (ja) | 機能低下モードでの動作時における直接アクセス記憶装置アレイのアクセスを管理するための方法 | |
| US20030105923A1 (en) | Raid system and mapping method thereof | |
| JP2002328814A (ja) | パリティ演算を実行する方法 | |
| US20050283652A1 (en) | Fault tolerance system and method for one or two failed disks in a disk array | |
| US6952701B2 (en) | Simultaneous array configuration and store assignment for a data storage system | |
| JP2750316B2 (ja) | データのコーディング及び再生方法 | |
| CN111506259B (zh) | 数据存储、读取方法、装置、设备及可读存储介质 | |
| US7788525B2 (en) | Fault tolerance system and method for multiple failed disks in a disk array | |
| AU2021297101B2 (en) | Block ID encoding in erasure coded storage system | |
| WO2023241783A1 (en) | Device and method for improved redundant storing of sequential access data | |
| Theodorides et al. | ˆB: Disk array data layout tolerating multiple failures |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041124 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041124 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20060928 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061010 |
|
| A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20061227 |
|
| A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20070105 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070213 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20080311 |