JP2002299814A - Method of manufacturing multilayer printed wiring board - Google Patents

Method of manufacturing multilayer printed wiring board

Info

Publication number
JP2002299814A
JP2002299814A JP2001104026A JP2001104026A JP2002299814A JP 2002299814 A JP2002299814 A JP 2002299814A JP 2001104026 A JP2001104026 A JP 2001104026A JP 2001104026 A JP2001104026 A JP 2001104026A JP 2002299814 A JP2002299814 A JP 2002299814A
Authority
JP
Japan
Prior art keywords
wiring board
printed wiring
multilayer printed
base material
resin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001104026A
Other languages
Japanese (ja)
Inventor
Yuji Tosaka
祐治 登坂
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Showa Denko Materials Co Ltd
Original Assignee
Hitachi Chemical Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Chemical Co Ltd filed Critical Hitachi Chemical Co Ltd
Priority to JP2001104026A priority Critical patent/JP2002299814A/en
Publication of JP2002299814A publication Critical patent/JP2002299814A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a method of manufacturing a multilayer wiring board equipped with an inner circuit efficiently through a simple manner. SOLUTION: Conductive resin is directly applied/incorporated and formed into a circuit conductor on a base material of glass cloth or paper for the formation of an inner base material, and a multilayer printed wiring board is manufactured by the use of the above inner base material. Or, prepregs with voids are stacked and formed into one piece by thermocompression for the formation of a multilayer printed wiring board.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、プリント配線板の
製造方法に関する。
The present invention relates to a method for manufacturing a printed wiring board.

【0002】[0002]

【従来の技術】半導体チップ等の電子部品は、その集積
密度が非常に高くなっており、そのため、これを実装す
るプリント配線板の配線間隔や接続穴間隔の狭小化によ
り、高密度化が行われている。また、多層プリント配線
板は、予め複数の基板に導体回路を形成しておき、これ
らをお互いに接合することにより、より一層の高密度化
を得る。この多層プリント配線板は、予め導体回路を形
成したプリント配線板をガラスクロスプリプレグで多層
化される。しかし、年々要求される薄型化ファインピッ
チ化においてプリプレグを用いた多層板ではコスト高、
全体厚みの薄型化が問題となる。
2. Description of the Related Art The integration density of electronic components such as semiconductor chips is extremely high. Therefore, the density of the electronic components has been increased by reducing the spacing between wiring and connecting holes of a printed wiring board on which the components are mounted. Have been Further, in the multilayer printed wiring board, a conductor circuit is formed on a plurality of substrates in advance, and these are bonded to each other, so that a higher density can be obtained. This multilayer printed wiring board is formed by multilayering a printed wiring board on which a conductor circuit has been formed in advance by a glass cloth prepreg. However, in the thinner and finer pitch demanded year by year, the cost of a multilayer board using a prepreg is high,
The problem is to reduce the overall thickness.

【0003】そこで、プリプレグでなく樹脂を用いて多
層化する手法が、近年開発されている。これは、内層処
理をされたプリント配線板上に絶縁樹脂層を形成し多層
化し、その上に配線パターンを形成する方法である。こ
の方法には、直接樹脂層を形成しその後内部と外部の接
続穴を開けるもの、もしくは樹脂の塗布と銅箔を同時に
連続的に張り合わせて積層し、その後内部と外部の接続
穴を開けるものや、絶縁樹脂付き銅箔を直接ラミネート
するものや、光により硬化する樹脂層を形成し、露光後
写真処理で接続穴を開けるものである。
[0003] Therefore, in recent years, a technique for forming a multilayer using a resin instead of a prepreg has been developed. This is a method in which an insulating resin layer is formed on a printed wiring board that has been subjected to an inner layer treatment to form a multilayer, and a wiring pattern is formed thereon. In this method, a resin layer is formed directly and then an internal and external connection hole is opened, or a resin coating and a copper foil are continuously laminated at the same time and laminated, and then an internal and external connection hole is opened. And a method of directly laminating a copper foil with an insulating resin or a method of forming a resin layer which is cured by light, and forming a connection hole by a photographic process after exposure.

【0004】[0004]

【発明が解決しようとする課題】ところが、最近、この
樹脂だけの層は1層ではなく、複数層に設計されたより
高密なものが提案、製造されてきている。そのため、製
造にかかる工程は煩雑になり、そのためコストも高くな
ってしまう。また、複数工程を経るため製造にかかる時
間も長くなってしまう。そのため、銅箔をエッチングに
よって回路形成するのではなく、導電性樹脂で回路形成
する。しかし、この手法は外層のみでしか適用できな
い。なぜならば、内層に使用時には多層化プレス時に、
熱硬化性樹脂で成型するとき樹脂流れによって導電樹脂
が移動、破壊してしまうからである。
However, recently, a resin-only layer having a higher density than a single layer has been proposed and manufactured in a plurality of layers. Therefore, the steps involved in manufacturing are complicated, and the cost is also increased. In addition, the time required for manufacturing is increased because of the multiple steps. Therefore, the circuit is not formed by etching the copper foil but is formed by a conductive resin. However, this technique can be applied only to the outer layer. Because, when used for the inner layer, at the time of multilayer press,
This is because the conductive resin moves and breaks due to the resin flow when molding with a thermosetting resin.

【0005】本発明は、簡単な手法で効率的に内層回路
を有する多層配線板を製造する方法を提供することを目
的とする。
An object of the present invention is to provide a method for efficiently manufacturing a multilayer wiring board having an inner layer circuit by a simple method.

【0006】[0006]

【課題を解決するための手段】本発明は、以下のことを
特徴とする。 (1)ガラス布や紙などの基材に、直接導電性樹脂を回
路導体の形状に塗布・含浸した内層基材を用いた多層プ
リント配線板の製造方法。 (2)ガラス布や紙などの基材に、直接導電性樹脂を回
路導体の形状に塗布・含浸した内層基材と、空隙を有す
るプリプレグを重ねて、加熱・加圧して積層一体化する
多層プリント配線板の製造方法。 (3)空隙を有するプリプレグが、加熱時に連続気泡に
なりうる20〜80vol%の空隙を有する(2)に記
載の多層プリント配線板の製造方法。
The present invention is characterized by the following. (1) A method for manufacturing a multilayer printed wiring board using an inner layer base material in which a conductive resin is directly applied and impregnated in the shape of a circuit conductor onto a base material such as glass cloth or paper. (2) Multilayer in which a prepreg having voids and an inner layer substrate in which a conductive resin is directly applied and impregnated in the form of a circuit conductor on a substrate such as glass cloth or paper are laminated, and then heated and pressed to laminate and integrate. Manufacturing method of printed wiring board. (3) The method for producing a multilayer printed wiring board according to (2), wherein the prepreg having voids has voids of 20 to 80 vol% that can become open cells when heated.

【0007】[0007]

【発明の実施の形態】すなわち本発明は、複数層になる
回路基板の内側の導電回路を、予め使用する基材に導電
性樹脂を使用して印刷し、その後空隙率20〜80vo
l%で加熱時に連続気泡になりうる空隙を有する樹脂シ
ートを用いて多層化して、一括に多層プリント配線板を
作製する。この時、従来の樹脂が流れて成型するのでは
なく、空隙部の消滅により成型され、すなわち厚み方向
に縮小して成型することを特徴としたプリント配線板の
製造方法を提供するものである。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS In the present invention, a conductive circuit inside a circuit board having a plurality of layers is printed on a base material to be used in advance by using a conductive resin, and then a porosity of 20 to 80 vol.
Using a resin sheet having voids that can become open cells at the time of heating at 1%, the layers are multilayered, and a multilayer printed wiring board is manufactured at a time. At this time, the present invention provides a method for manufacturing a printed wiring board, characterized in that molding is performed by eliminating voids, that is, the resin is reduced and molded in the thickness direction, instead of molding by flowing a conventional resin.

【0008】以下、本発明の詳細を説明する。導電性樹
脂としては、Au、Ag、Cu、Ag/Pd、Ag/P
t、Ni、Wおよびこれらの合金の粉末体を電気導電体
としてマトリックス樹脂中に分散させ、固化、硬化させ
るものが望ましい。導電材料は70〜90wt%が好ま
しい。基材としては、有機、無機のファイバを漉紙した
基材、例えばクラフト紙、ガラス混抄紙、ガラスペー
パ、アラミド紙、等が挙げられる。熱硬化性樹脂として
は、例えばフェノール樹脂、尿素樹脂、フラン樹脂、エ
ポキシ樹脂等が挙げられる。特に耐湿性、絶縁性、加工
性、取り扱い性、価格の点でエポキシ樹脂が良好であ
る。
Hereinafter, the present invention will be described in detail. As the conductive resin, Au, Ag, Cu, Ag / Pd, Ag / P
It is desirable that a powder of t, Ni, W and an alloy thereof be dispersed as an electric conductor in a matrix resin, and be solidified and cured. The conductive material is preferably 70 to 90 wt%. Examples of the base material include a base material formed by papering organic and inorganic fibers, such as kraft paper, glass-mixed paper, glass paper, and aramid paper. Examples of the thermosetting resin include a phenol resin, a urea resin, a furan resin, and an epoxy resin. Epoxy resins are particularly good in terms of moisture resistance, insulation, workability, handleability, and price.

【0009】エポキシ樹脂の種類としては、2官能以上
のエポキシ樹脂が用いられる。例えば、ビスフェノール
A型エポキシ樹脂、ビスフェノールF型エポキシ樹脂、
ビスフェノールAD型エポキシ樹脂、樹環式エポキシ樹
脂、フェノールノボラック型エポキシ樹脂、クレゾール
ノボラック型エポキシ樹脂、ビスフェノールAノボラッ
ク型エポキシ樹脂、多官能フェノールのジグリシジルエ
ーテル化物、これらの水素添加物等があり、何種類かを
併用することもできる。製造された絶縁樹脂に難燃性が
必要とされる場合は、ハロゲン化エポキシ樹脂を配合す
る。また、それらのハロゲン化エポキシを添加せずに難
燃性を満足させるためにテトラブロモビシフェノール
A、デカブロモフェニルエーテル、酸化アンチモン、テ
トラフェニルフォスフィン、酸化亜鉛等の一般に難燃
剤、難燃助剤と言われる化合物を、特性が著しく低下し
ない範囲で添加してよい。およそエポキシ樹脂100重
量部に対して30重量部以下が望ましい。
As the type of epoxy resin, a bifunctional or higher functional epoxy resin is used. For example, bisphenol A epoxy resin, bisphenol F epoxy resin,
Bisphenol AD type epoxy resin, tree type epoxy resin, phenol novolak type epoxy resin, cresol novolak type epoxy resin, bisphenol A novolak type epoxy resin, diglycidyl etherified product of polyfunctional phenol, these hydrogenated products, etc. Types or combinations can also be used. When flame retardancy is required for the manufactured insulating resin, a halogenated epoxy resin is blended. Further, in order to satisfy the flame retardancy without adding these halogenated epoxies, generally, a flame retardant such as tetrabromobisphenol A, decabromophenyl ether, antimony oxide, tetraphenylphosphine, zinc oxide, etc. A compound referred to as an agent may be added as long as the properties are not significantly reduced. About 30 parts by weight or less is preferable for about 100 parts by weight of the epoxy resin.

【0010】硬化促進剤としては、イミダゾール化合
物、有機リン化合物、第3級アミン、第4級アンモニウ
ム塩等が使用されるが、第2級アミノ基をアクリロニト
リル、イソシアネート、メラミン、アクリレート等でマ
スク化して潜在性を持たしたイミダゾール化合物を用い
ることにより、樹脂フィルムの保存安定性を高めること
ができる。ここで用いられるイミダゾール化合物として
イミダゾール、2−メチルイミダゾール、4−エチル−
2−メチルイミダゾール、2−フェニルイミダゾール、
2−ウンデシルイミダゾール、1−ベンジル−2−メチ
ルイミダゾール、2−ヘプタデシルイミダゾール、4,
5−ジフェニルイミダゾール、2−メチルイミダゾリ
ン、2−エチル−4−メチルイミダゾリン、2−ウンデ
シルイミダゾリン、2−フェニル−4−メチルイミダゾ
リン等があり、マスク剤としてはアクリロニトリル、フ
ェニレンジイソシアネート、トルイジンイソシアネー
ト、ヘキサメチレンジイソシアネート、メチレンビスイ
ソシアネート、メラミンアクリレート等がある。これら
の硬化剤は単独でも併用でも良く、配合量はエポキシ樹
脂100重量部に対して0.01〜6重量部が好まし
い。0.01以下では効果が小さく、6以上では保存安
定性が悪化するためである。
As a curing accelerator, an imidazole compound, an organic phosphorus compound, a tertiary amine, a quaternary ammonium salt or the like is used. By using an imidazole compound having a potential, the storage stability of the resin film can be enhanced. As the imidazole compound used herein, imidazole, 2-methylimidazole, 4-ethyl-
2-methylimidazole, 2-phenylimidazole,
2-undecylimidazole, 1-benzyl-2-methylimidazole, 2-heptadecylimidazole, 4,
5-diphenylimidazole, 2-methylimidazoline, 2-ethyl-4-methylimidazoline, 2-undecylimidazoline, 2-phenyl-4-methylimidazoline, and the like. Examples include methylene diisocyanate, methylene bis isocyanate, and melamine acrylate. These curing agents may be used alone or in combination, and the amount is preferably 0.01 to 6 parts by weight based on 100 parts by weight of the epoxy resin. When the content is 0.01 or less, the effect is small, and when the content is 6 or more, the storage stability deteriorates.

【0011】溶剤としては、アセトン、ブタノン、トル
エン、キシレン、4−メチル−2−ペンタノン、酢酸エ
チル、エチレングリコールモノエチルエーテル、N,N
−ジメチルホルムアミド、N,N−ジメチルアセトアミ
ドエタノール等があり、その有機溶剤や鹸濁化、ミクロ
分散等による水溶液化があり、単独もしくは併用して使
用してよい。上記必須成分以外でも、必要に応じて本発
明の効果を阻害しない範囲で、他の化合物を混合するこ
とも可能である。この熱硬化性樹脂を基材に含浸させ、
溶剤の除去、熱硬化を行うために加熱−乾燥を行い接着
シートを得る。この接着シートの空隙率は20〜80v
ol%が良く、好ましくは30〜65vol%が成型性
とハンドリング特性から好ましい。
As the solvent, acetone, butanone, toluene, xylene, 4-methyl-2-pentanone, ethyl acetate, ethylene glycol monoethyl ether, N, N
-Dimethylformamide, N, N-dimethylacetamideethanol and the like, and there are aqueous solutions by organic solvents, saponification, micro-dispersion and the like, and these may be used alone or in combination. In addition to the above essential components, other compounds can be mixed as necessary, as long as the effects of the present invention are not impaired. This thermosetting resin is impregnated into the substrate,
Heat-drying is performed to remove the solvent and perform thermosetting to obtain an adhesive sheet. The porosity of this adhesive sheet is 20 to 80 v
ol% is good, and preferably 30 to 65 vol% is preferable from the viewpoint of moldability and handling characteristics.

【0012】[0012]

【実施例】実施例1 導電性ペーストMP−200CH(日立化成工業株式会
社製、商品名)を用いて、内層回路を印刷法でガラスク
ロスであるGA−9020UN4ST(ユニチカ株式会
社製、商品名)に印刷した。その後、80℃で60分の
乾燥と、160℃で40分の熱硬化を行い、内層回路を
作製した。これに、厚さ80μmのガラスペーパエポキ
シ樹脂シートであるGEA−679P(日立化成工業株
式会社製、商品名)(空隙率52%)を用いて多層化プ
レスを行った。多層化は、外層に厚さ12μmの銅箔で
あるGTS−12(古河サーキットフォイル株式会社
製、商品名)、内層に上記内層回路、接着層にGEA−
679P(日立化成工業株式会社製、商品名)の構成
で、プレス条件は、高温保持温度185℃、保持時間9
0分、保持圧力3.0MPaで作製した。その後、必要
な部分に穴あけ加工を実施し、導通を行い、外層回路加
工を行い多層プリント配線板とした。
Example 1 Using an electrically conductive paste MP-200CH (trade name, manufactured by Hitachi Chemical Co., Ltd.), the inner layer circuit was printed using a glass cloth GA-9020UN4ST (trade name, manufactured by Unitika Ltd.). Printed on. Thereafter, drying was performed at 80 ° C. for 60 minutes and thermal curing was performed at 160 ° C. for 40 minutes, thereby producing an inner layer circuit. A multi-layer press was performed using GEA-679P (trade name, manufactured by Hitachi Chemical Co., Ltd.) (porosity: 52%), which is a glass paper epoxy resin sheet having a thickness of 80 μm. Multilayering is performed by forming a 12 μm-thick copper foil GTS-12 (made by Furukawa Circuit Foil Co., Ltd., trade name) on the outer layer, the above inner circuit on the inner layer, and GEA-
679P (trade name, manufactured by Hitachi Chemical Co., Ltd.) and the pressing conditions were a high temperature holding temperature of 185 ° C. and a holding time of 9 hours.
It was produced at a holding pressure of 3.0 MPa for 0 minutes. Thereafter, a necessary portion was perforated, a conduction was performed, and an outer layer circuit was processed to obtain a multilayer printed wiring board.

【0013】比較例1 実施例1の多層化プレスのとき、GEA−679P(日
立化成工業株式会社製、商品名)をガラス織布エポキシ
樹脂接着シート(空隙率5%)であるGEA−679N
(VUJJ)(日立化成工業株式会社製、商品名)に変
え、作製した。他の条件は実施例1のままとした。
Comparative Example 1 At the time of the multilayer press of Example 1, GEA-679P (trade name, manufactured by Hitachi Chemical Co., Ltd.) was replaced with GEA-679N which is a glass woven epoxy resin adhesive sheet (porosity: 5%).
(VUJJ) (trade name, manufactured by Hitachi Chemical Co., Ltd.). Other conditions were the same as in Example 1.

【0014】比較例2 実施例1の同様の内層回路が銅箔付き積層板をエッチン
グ加工して作製し、多層化プレスのときガラス織布エポ
キシ樹脂接着シート(空隙率5%)であるGEA−67
9N(VUJJ)(日立化成工業株式会社製、商品名)
に変え作製した。他の条件は実施例1のままとした。
COMPARATIVE EXAMPLE 2 A similar inner layer circuit of Example 1 was produced by etching a laminated board with copper foil, and was a glass woven epoxy resin adhesive sheet (porosity: 5%) in a multilayer press. 67
9N (VUJJ) (trade name, manufactured by Hitachi Chemical Co., Ltd.)
And made it. Other conditions were the same as in Example 1.

【0015】多層プリント配線板を作製するための延べ
時間と導通試験結果を評価した。
The total time and the results of the continuity test for producing a multilayer printed wiring board were evaluated.

【0016】[0016]

【表1】 [Table 1]

【0017】[0017]

【発明の効果】実施例1は、比較例1、2に対し、所用
時間が少なく、かつ導通性が良好な結果となる。
In the first embodiment, compared to the first and second comparative examples, the required time is shorter and the conductivity is better.

Claims (3)

【特許請求の範囲】[Claims] 【請求項1】ガラス布や紙などの基材に、直接導電性樹
脂を回路導体の形状に塗布・含浸した内層基材を用いた
多層プリント配線板の製造方法。
1. A method of manufacturing a multilayer printed wiring board using an inner layer base material in which a conductive resin is directly applied and impregnated in the shape of a circuit conductor onto a base material such as glass cloth or paper.
【請求項2】ガラス布や紙などの基材に、直接導電性樹
脂を回路導体の形状に塗布・含浸した内層基材と、空隙
を有するプリプレグを重ねて、加熱・加圧して積層一体
化する多層プリント配線板の製造方法。
2. An inner layer base material in which a conductive resin is directly applied and impregnated in the form of a circuit conductor on a base material such as glass cloth or paper, and a prepreg having voids are laminated, and heated and pressurized to form a laminated integrated body. Manufacturing method of a multilayer printed wiring board.
【請求項3】空隙を有するプリプレグが、加熱時に連続
気泡になりうる20〜80vol%の空隙を有する請求
項2に記載の多層プリント配線板の製造方法。
3. The method for producing a multilayer printed wiring board according to claim 2, wherein the prepreg having voids has voids of 20 to 80% by volume which can become open cells when heated.
JP2001104026A 2001-04-03 2001-04-03 Method of manufacturing multilayer printed wiring board Pending JP2002299814A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001104026A JP2002299814A (en) 2001-04-03 2001-04-03 Method of manufacturing multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001104026A JP2002299814A (en) 2001-04-03 2001-04-03 Method of manufacturing multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JP2002299814A true JP2002299814A (en) 2002-10-11

Family

ID=18956948

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001104026A Pending JP2002299814A (en) 2001-04-03 2001-04-03 Method of manufacturing multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2002299814A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009246336A (en) * 2008-03-12 2009-10-22 Denso Corp Wiring board and method of making the same
WO2014192445A1 (en) * 2013-05-27 2014-12-04 日東電工株式会社 Method for manufacturing circuit board with soft-magnetic film laminated thereto

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60200590A (en) * 1984-03-24 1985-10-11 ダイソー株式会社 Printed circuit board and method of producing same
JPH06268345A (en) * 1992-05-06 1994-09-22 Matsushita Electric Ind Co Ltd Circuit forming board and production thereof

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60200590A (en) * 1984-03-24 1985-10-11 ダイソー株式会社 Printed circuit board and method of producing same
JPH06268345A (en) * 1992-05-06 1994-09-22 Matsushita Electric Ind Co Ltd Circuit forming board and production thereof

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009246336A (en) * 2008-03-12 2009-10-22 Denso Corp Wiring board and method of making the same
JP4530089B2 (en) * 2008-03-12 2010-08-25 株式会社デンソー Wiring board manufacturing method
US8182729B2 (en) 2008-03-12 2012-05-22 Denso Corporation Wiring board and method of making the same
WO2014192445A1 (en) * 2013-05-27 2014-12-04 日東電工株式会社 Method for manufacturing circuit board with soft-magnetic film laminated thereto
JP2014229873A (en) * 2013-05-27 2014-12-08 日東電工株式会社 Method for manufacturing soft magnetic film-laminated circuit board
US9844147B2 (en) 2013-05-27 2017-12-12 Nitto Denko Corporation Method for producing soft magnetic film laminate circuit board

Similar Documents

Publication Publication Date Title
KR101386373B1 (en) Resin composition, insulating sheet with base, prepreg, multilayer printed wiring board and semiconductor device
JP2010212652A (en) Wiring board and method for manufacturing the same
KR20110040704A (en) Epoxy resin composition, prepreg, metal-clad laminate, printed wiring board and semiconductor device
TW201328870A (en) Thermosetting resin composition and prepreg and metal clad laminate using the same
JP5064842B2 (en) Metal foil, metal base circuit board using the same, and metal base multilayer circuit board manufacturing method
CN109564899A (en) The manufacturing method of supporting substrate, the laminated body with supporting substrate and semiconductor element package for mounting substrate
JP2004007006A (en) Multilayer wiring board
JP4200250B2 (en) Epoxy resin composition, prepreg, metal foil with resin and laminate
JP3838250B2 (en) Laminated board and multilayer printed circuit board
US20130025839A1 (en) Thermal substrate
CN104244603B (en) The manufacturing method and semiconductor device of component internally-arranged type circuit board
JP2002299814A (en) Method of manufacturing multilayer printed wiring board
JP3343443B2 (en) Resin composition and prepreg
JP2006348225A (en) Composite, prepreg, metallic foil clad laminate and printed wiring substrate using the same, and method for manufacturing printed wiring substrate
JP3818208B2 (en) Prepreg, laminated board and printed wiring board
JP5625635B2 (en) MULTILAYER PRINTED WIRING BOARD AND METHOD FOR MANUFACTURING THE SAME, PREPREG, METAL FILMS WITH RESIN, RESIN FILM
JP2001152108A (en) Insulating adhesive film multi-layer printed-wiring board using the same and its manufacturing method
JPH10270858A (en) Multilayered wiring board and its manufacture
JPH10335834A (en) Multilayered wiring board
JP3390306B2 (en) Prepreg with carrier film for printed wiring boards
JPH11238972A (en) Multilayer interconnection board
JPH06278222A (en) Production of copper clad laminated sheet
JP2004115746A (en) Prepreg, insulation layer, metal-clad laminated board and printed circuit board
JP2004137478A (en) Adhesive
JPH11279482A (en) Production of insulated resin film for printed circuit board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080325

A977 Report on retrieval

Effective date: 20101018

Free format text: JAPANESE INTERMEDIATE CODE: A971007

A131 Notification of reasons for refusal

Effective date: 20101022

Free format text: JAPANESE INTERMEDIATE CODE: A131

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110303