JP2002203399A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2002203399A5 JP2002203399A5 JP2001332489A JP2001332489A JP2002203399A5 JP 2002203399 A5 JP2002203399 A5 JP 2002203399A5 JP 2001332489 A JP2001332489 A JP 2001332489A JP 2001332489 A JP2001332489 A JP 2001332489A JP 2002203399 A5 JP2002203399 A5 JP 2002203399A5
- Authority
- JP
- Japan
- Prior art keywords
- result data
- test
- memory
- mask
- threshold
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 claims 2
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/702,631 US6687861B1 (en) | 2000-10-31 | 2000-10-31 | Memory tester with enhanced post decode |
| US09/702631 | 2000-10-31 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2002203399A JP2002203399A (ja) | 2002-07-19 |
| JP2002203399A5 true JP2002203399A5 (enExample) | 2005-06-30 |
| JP4317338B2 JP4317338B2 (ja) | 2009-08-19 |
Family
ID=24822008
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001332489A Expired - Fee Related JP4317338B2 (ja) | 2000-10-31 | 2001-10-30 | 高機能化された後デコードを有するメモリテスタ |
Country Status (5)
| Country | Link |
|---|---|
| US (1) | US6687861B1 (enExample) |
| JP (1) | JP4317338B2 (enExample) |
| KR (1) | KR20020033559A (enExample) |
| DE (1) | DE10153665A1 (enExample) |
| IT (1) | ITRM20010644A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4127819B2 (ja) * | 2001-05-25 | 2008-07-30 | 株式会社アドバンテスト | 半導体試験装置 |
| US7464310B2 (en) * | 2002-09-30 | 2008-12-09 | Broadcom Corporation | Programmable state machine of an integrated circuit |
| JP2006266835A (ja) * | 2005-03-23 | 2006-10-05 | Advantest Corp | 試験装置、試験方法、及び試験制御プログラム |
| JP2006275986A (ja) * | 2005-03-30 | 2006-10-12 | Advantest Corp | 診断プログラム、切替プログラム、試験装置、および診断方法 |
| JP2007047098A (ja) * | 2005-08-12 | 2007-02-22 | Advantest Corp | 試験装置 |
| DE102005048872A1 (de) * | 2005-10-12 | 2007-04-26 | Mühlbauer Ag | Testkopfeinrichtung |
| JP4889357B2 (ja) * | 2006-04-14 | 2012-03-07 | 株式会社アドバンテスト | 試験装置、プログラムおよび試験方法 |
| KR100984523B1 (ko) * | 2008-04-28 | 2010-10-01 | 박재석 | 화상 골프 연습장치 |
| US9281080B2 (en) * | 2014-03-11 | 2016-03-08 | Advantest Corporation | Staged buffer caching in a system for testing a device under test |
| US9836277B2 (en) * | 2014-10-01 | 2017-12-05 | Samsung Electronics Co., Ltd. | In-memory popcount support for real time analytics |
| US9740558B2 (en) * | 2015-05-31 | 2017-08-22 | Intel Corporation | On-die ECC with error counter and internal address generation |
| KR102039112B1 (ko) * | 2017-06-20 | 2019-10-31 | 포스필 주식회사 | 피시험 디바이스를 테스트하기 위한 프로세서 기반의 계측 방법 및 이를 이용한 계측 장치 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5610925A (en) * | 1995-03-27 | 1997-03-11 | Advantest Corporation | Failure analyzer for semiconductor tester |
-
2000
- 2000-10-31 US US09/702,631 patent/US6687861B1/en not_active Expired - Lifetime
-
2001
- 2001-10-30 KR KR1020010067006A patent/KR20020033559A/ko not_active Ceased
- 2001-10-30 JP JP2001332489A patent/JP4317338B2/ja not_active Expired - Fee Related
- 2001-10-31 DE DE10153665A patent/DE10153665A1/de not_active Withdrawn
- 2001-10-31 IT IT2001RM000644A patent/ITRM20010644A1/it unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2002203399A5 (enExample) | ||
| JP2003527672A5 (enExample) | ||
| JP2003216902A5 (enExample) | ||
| JPH10111818A5 (enExample) | ||
| JP2002251307A5 (enExample) | ||
| JP2006344223A5 (enExample) | ||
| ATE527606T1 (de) | Mit sprach-benutzerschnittstelle ausgestattetes elektronisches gerät und verfahren in einem elektronischen gerät zum durchführen von sprachkonfigurationen einer benutzerschnittstelle | |
| JPH116852A5 (ja) | 試験データ印加回路、テスタ、及びその方法 | |
| DE602005025270D1 (de) | Internet Protocol Tunnelling mit Hilfe von Vorlagen | |
| ID30041A (id) | Metode dan alat pemroses informasi, dan media penyimpan program | |
| WO2002095570A3 (en) | Code generation for integrating devices into a middleware framework | |
| WO2004072848A3 (en) | Method and apparatus for hazard detection and management in a pipelined digital processor | |
| WO2006012132A3 (en) | Generation of directional field information in the context of image processing | |
| FI20031778A0 (fi) | Menetelmä, mittalaite, tietokoneohjelma ja järjestelmä palautteen antamiseksi käyttäjälle toiminnan aikana | |
| CN111061621A (zh) | 一种验证程序性能的方法、装置、设备及存储介质 | |
| JP2002259484A5 (enExample) | ||
| JP2002287757A5 (enExample) | ||
| WO2005008420A3 (en) | Information processing apparatus and method | |
| JP2002276388A5 (enExample) | ||
| JP2005134754A5 (enExample) | ||
| JP2003014784A (ja) | デジタルデータ処理方法、処理装置および処理プログラム | |
| JP2001009163A5 (enExample) | ||
| KR950000311A (ko) | 로보트 제어기에서 사용자 정의 처리 함수의 실행방법 | |
| JP2008547145A5 (enExample) | ||
| WO2002099707A3 (en) | Transaction based design verification with hierarchical verification components |