JP2002141433A - Semiconductor device - Google Patents

Semiconductor device

Info

Publication number
JP2002141433A
JP2002141433A JP2000331539A JP2000331539A JP2002141433A JP 2002141433 A JP2002141433 A JP 2002141433A JP 2000331539 A JP2000331539 A JP 2000331539A JP 2000331539 A JP2000331539 A JP 2000331539A JP 2002141433 A JP2002141433 A JP 2002141433A
Authority
JP
Japan
Prior art keywords
wiring board
semiconductor element
semiconductor device
heat
recess
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000331539A
Other languages
Japanese (ja)
Other versions
JP4544724B2 (en
Inventor
Takanori Ikuta
貴紀 生田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2000331539A priority Critical patent/JP4544724B2/en
Publication of JP2002141433A publication Critical patent/JP2002141433A/en
Application granted granted Critical
Publication of JP4544724B2 publication Critical patent/JP4544724B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Abstract

PROBLEM TO BE SOLVED: To provide a semiconductor device capable of satisfactorily dissipating heat from semiconductor elements with miniaturizing the structure and reducing the device height. SOLUTION: A semiconductor device 1 is manufactured by mounting a semiconductor element 4 in the bottom of a recess 2a formed into the downside of a first wiring board 2 with surface electrodes mutually opposed and bonded with conductor bumps 3, filling an insulative resin 5 between the bottom of the recess 2a and the semiconductor element 4, filling a metal powder 6 in the recess 2a to cover the semiconductor element 4, and bonding an exposed part of the powder 2a through the opening of the recess 2a to a radiating conductor on a second wiring board 7 through solder 8. This very efficiently conducts and disperses heat from the element 4 to the second board 7, resulting in a high-reliability and high-performance lower-height and compact semiconductor device 1.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は各種の電子機器・電
子装置等の電子回路モジュール等として使用される、半
導体素子を配線基板に搭載実装して構成された半導体装
置に関し、特に半導体素子による発熱に対する放熱性を
改善し、さらに半導体装置が搭載される配線基板との機
械的接続信頼性をも改善した半導体装置に関するもので
ある。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device which is used as an electronic circuit module of various kinds of electronic equipment and electronic devices, and is constituted by mounting and mounting a semiconductor element on a wiring board. The present invention relates to a semiconductor device which has improved heat radiation performance with respect to a semiconductor device and also has improved mechanical connection reliability with a wiring board on which the semiconductor device is mounted.

【0002】[0002]

【従来の技術】近年、各種の電子機器や電子装置に対す
る小型化・薄型化・高機能化・低コスト化等の要求はま
すます強まっており、それらの要求に応えるために、こ
れら電子機器や電子装置等における電子回路モジュール
等に用いられる半導体装置に対しても同様に小型化・薄
型化・高機能化・低コスト化の検討が急速に押し進めら
れている。このような半導体装置を搭載するための基板
となる配線基板を構成する材料には、例えば以下の様な
ものが挙げられる。
2. Description of the Related Art In recent years, there has been a growing demand for various electronic devices and electronic devices to be smaller, thinner, more functional, and lower in cost. Similarly, for semiconductor devices used for electronic circuit modules and the like in electronic devices and the like, studies on miniaturization, thinning, high functionality, and low cost have been rapidly promoted. Examples of a material for forming a wiring substrate serving as a substrate for mounting such a semiconductor device include the following.

【0003】アルミナセラミックス等を主成分とするセ
ラミック材料は、1400〜1650℃程度の高温で焼成しなけ
ればならず、回路配線を形成するための導体材料には高
融点金属であるタングステン(W)やモリブデン(M
o)等の高比抵抗金属材料を用いる必要がある。そのた
め、高速信号処理を行なう電子回路には適用が困難であ
るという問題点がある。
A ceramic material containing alumina ceramic or the like as a main component must be fired at a high temperature of about 1400 to 1650 ° C., and a conductor material for forming circuit wiring is tungsten (W) which is a high melting point metal. And molybdenum (M
It is necessary to use a high resistivity metal material such as o). Therefore, there is a problem that it is difficult to apply to an electronic circuit that performs high-speed signal processing.

【0004】これに対し、セラミック材料の中でも窒化
アルミニウム等の高熱伝導材料を用いた配線基板は、良
好な放熱性を必要とする半導体素子搭載用基板としては
有用であるが、一般的な民生分野に利用するには高価で
あり、低コスト化が困難であるという問題点がある。
On the other hand, a wiring board using a high heat conductive material such as aluminum nitride among ceramic materials is useful as a substrate for mounting a semiconductor element requiring good heat dissipation, but is generally used in the consumer field. However, there is a problem in that it is expensive to use in the field and it is difficult to reduce the cost.

【0005】また、有機絶縁材料を主成分とするガラス
エポキシ基板では、安価であるが、搭載実装される半導
体素子からの発熱に対する放熱性に劣るという問題点が
ある。
A glass epoxy substrate containing an organic insulating material as a main component is inexpensive, but has a problem in that it is inferior in heat dissipation from heat generated by a semiconductor element mounted and mounted.

【0006】これらに対して、低温焼成可能なガラスセ
ラミック基板は、セラミック材料に比べて低温で、さら
に短時間で焼成可能であり、低コストな配線基板が実現
できるという利点がある。また、導体材料には低融点金
属材料である金(Au)・銀(Ag)・銅(Cu)等の
低比抵抗金属材料が使用可能であり、電子回路における
高速信号処理に有利であるという特長もある。
On the other hand, a glass-ceramic substrate that can be fired at a low temperature has the advantage that it can be fired at a lower temperature and in a shorter time than a ceramic material, and a low-cost wiring substrate can be realized. In addition, a low-melting-point metal material such as gold (Au), silver (Ag), or copper (Cu) can be used as the conductor material, which is advantageous for high-speed signal processing in an electronic circuit. There are also features.

【0007】これらの材料で構成される配線基板は、そ
れぞれ用途によって使い分けられているが、近年の高機
能化により必要不可欠な技術となっている半導体素子を
直接搭載することで小型化を達成するのに際しては、い
ずれの基板においても、半導体素子の小型化・高密度化
・高電力化に伴う半導体素子の発熱を如何に効率よく放
熱させて半導体素子の熱的破壊や特性劣化を防止するか
が、半導体素子の信頼性を確保するための重要な課題と
なっている。
[0007] The wiring boards made of these materials are used properly depending on the application. However, miniaturization is achieved by directly mounting a semiconductor element, which has become an indispensable technology due to the recent enhancement of functions. In any case, how to efficiently dissipate the heat generated by the semiconductor element due to the miniaturization, higher density, and higher power of the semiconductor element to prevent thermal destruction and deterioration of the characteristics of the semiconductor element However, this is an important issue for ensuring the reliability of the semiconductor device.

【0008】この放熱対策としては、例えば、高熱伝導
率材料からなる基板に直接に半導体素子を実装する手法
や、半導体素子直下の基板に多数のサーマルビアホール
と呼ばれる放熱部材を形成する手法等が挙げられる。
As a measure for heat dissipation, for example, a method of directly mounting a semiconductor element on a substrate made of a material having a high thermal conductivity, a method of forming a large number of heat dissipating members called thermal via holes on a substrate immediately below the semiconductor element, and the like are given. Can be

【0009】また、発熱に対する半導体素子の信頼性を
確保するためにはより良好な放熱性が必要とされる一方
で、さらに小型化と低コスト化を達成するために、半導
体素子の実装技術として従来のワイヤボンディングに代
わって半導体素子を導体バンプを用いて配線基板に搭載
実装するフェースダウン実装技術が採用されるようにな
っている。この場合、半導体素子の発熱を有効に放散さ
せることが困難となる傾向があることから、さらに半導
体素子の熱放散性を高めた半導体装置の実現に対する要
求が強まっている。
Further, while it is necessary to have better heat radiation to ensure the reliability of the semiconductor element against heat generation, in order to achieve further miniaturization and lower cost, the semiconductor element mounting technology must be improved. In place of conventional wire bonding, a face-down mounting technology for mounting and mounting a semiconductor element on a wiring board using conductor bumps has been adopted. In this case, there is a tendency that it is difficult to effectively dissipate the heat generated by the semiconductor element. Therefore, there is an increasing demand for a semiconductor device in which the heat dissipation of the semiconductor element is further improved.

【0010】そのようなフェースダウン実装技術を用い
た半導体装置の例として、例えば特開平4−346250号に
は、配線基板に設けたキャビティ内に半導体素子をフェ
ースダウンで導体バンプを介して配線基板に搭載し、熱
伝導率の高い樹脂で半導体素子裏面およびキャビティ内
壁を封止することにより配線基板全体に放熱させること
が提案されている。さらに、放熱フィンを上部に取り付
けることで半導体素子の放熱性を高めている。
As an example of a semiconductor device using such a face-down mounting technique, for example, Japanese Patent Application Laid-Open No. 4-346250 discloses a semiconductor device in a cavity provided in a wiring board, face-down through a conductive bump via a conductive bump. It has been proposed to dissipate heat to the entire wiring substrate by mounting the semiconductor device on the back and sealing the back surface of the semiconductor element and the inner wall of the cavity with a resin having high thermal conductivity. Furthermore, the heat dissipation of the semiconductor element is enhanced by attaching the heat dissipation fin to the upper part.

【0011】[0011]

【発明が解決しようとする課題】しかしながら、特開平
4−346250号に提案された上記のような構成において
は、半導体素子の発熱を熱伝導率の高い樹脂を介して配
線基板全体に伝達させ、また放熱フィンを上部に取り付
ける構成となっているが、この熱伝導率の高い樹脂で
は、金属放熱部材に比べ十分な放熱効果を得ることが困
難であるという問題点があった。
However, in the above-described structure proposed in Japanese Patent Application Laid-Open No. 4-346250, heat generated by the semiconductor element is transmitted to the entire wiring board through a resin having a high thermal conductivity. Further, although the heat radiating fin is mounted on the upper part, there is a problem that it is difficult to obtain a sufficient heat radiating effect with a resin having a high thermal conductivity as compared with a metal heat radiating member.

【0012】さらに、配線基板全体へ放熱させること
は、配線基板の放熱容量が小型化に伴い小さくなるため
に、逆に熱を配線基板との間に閉じ込めてしまうことに
なり、良好な放熱効果を得ることが困難であるという問
題点をもたらすこととなった。
Further, since the heat dissipation to the entire wiring board becomes smaller as the size of the heat dissipation capacity of the wiring board becomes smaller, the heat is confined to the wiring board. Is difficult to obtain.

【0013】さらには、配線基板自身が高温にさらさ
れ、これに他の電子部品等が搭載された場合等は、それ
ら電子部品の電気特性の劣化を招いたり、接続信頼性に
悪影響を及ぼすこととなるという問題点があった。
Furthermore, when the wiring board itself is exposed to a high temperature and other electronic components are mounted thereon, the electric characteristics of those electronic components are deteriorated or the connection reliability is adversely affected. There was a problem that becomes.

【0014】さらに、放熱フィンを取り付ける場合に
は、それにより半導体装置そのものが大型化してしま
い、半導体装置の重要な要求特性である低背化・小型化
を満足することができなくなってしまうという問題点も
あった。
Further, when the heat radiating fins are attached, the semiconductor device itself becomes large, and it is no longer possible to satisfy the important characteristics required of the semiconductor device, such as reduction in height and size. There were also points.

【0015】本発明は上記従来技術における問題点に鑑
みてなされたものであり、その目的は、半導体素子によ
る発熱を良好に放散させ、半導体素子の発熱により半導
体素子自身の信頼性や電気特性を劣化させることがな
く、高信頼性・高性能であり、さらに低背で小型な半導
体装置を提供することにある。
The present invention has been made in view of the above-mentioned problems in the prior art, and has as its object to dissipate the heat generated by the semiconductor element satisfactorily and reduce the reliability and electrical characteristics of the semiconductor element itself by the heat generated by the semiconductor element. It is an object of the present invention to provide a small and small semiconductor device which has high reliability and high performance without deterioration.

【0016】[0016]

【課題を解決するための手段】本発明の半導体装置は、
第1の配線基板の下面に形成された凹部の底面に半導体
素子を互いの表面の電極同士を対向させて導体バンプに
より接合して搭載実装し、前記凹部の底面と前記半導体
素子との間に絶縁性樹脂を充填するとともに前記凹部内
に前記半導体素子を覆うように金属粉末を充填し、かつ
この金属粉末の前記凹部の開口に露出した部位を第2の
配線基板上の放熱用導体部にろう材を介して接合したこ
とを特徴とするものである。
According to the present invention, there is provided a semiconductor device comprising:
A semiconductor element is mounted and mounted on the bottom surface of the concave portion formed on the lower surface of the first wiring board with the electrodes on the respective surfaces facing each other by bonding with a conductor bump, and between the bottom surface of the concave portion and the semiconductor element. A metal powder is filled so as to cover the semiconductor element in the recess while filling the insulating resin, and a portion of the metal powder exposed to the opening of the recess is used as a heat dissipation conductor on the second wiring board. It is characterized by being joined via a brazing material.

【0017】また、本発明の半導体装置は、上記構成に
おいて、前記第1の配線基板の前記凹部の開口周辺の部
位と、これに対向する前記第2の配線基板の上面との間
に、高熱伝導性樹脂を充填したことを特徴とするもので
ある。
Further, in the semiconductor device according to the present invention, in the above structure, a high heat is applied between a portion of the first wiring substrate around the opening of the concave portion and an upper surface of the second wiring substrate opposed thereto. It is characterized by being filled with a conductive resin.

【0018】[0018]

【発明の実施の形態】本発明の半導体装置によれば、第
1の配線基板の下面に形成された凹部の底面に半導体素
子を互いの表面の電極同士を対向させて導体バンプによ
り接合して搭載実装し、凹部の底面と半導体素子との間
に絶縁性樹脂を充填するとともに凹部内に半導体素子を
覆うように金属粉末を充填し、かつこの金属粉末の凹部
の開口に露出した部位を第2の配線基板上の放熱用導体
部にろう材を介して接合したことから、第1の配線基板
の凹部内に収容された半導体素子の発熱は、その一部を
絶縁性樹脂を介して凹部の底面から第1の配線基板へ伝
えるとともに、その大部分を半導体素子を覆う金属粉末
を介してマザーボード等の外部電気回路基板として利用
できる第2の配線基板へ極めて効率よく伝えて放散させ
ることができ、従来の半導体装置のように凹部内の半導
体素子を覆った熱伝導率の高い樹脂を介して配線基板全
体や放熱フィンに放熱させる場合と比較して良好に放熱
させることができる。
According to the semiconductor device of the present invention, a semiconductor element is joined to a bottom surface of a concave portion formed on a lower surface of a first wiring board by a conductor bump with electrodes on each surface facing each other. Mounting and mounting, filling the insulating resin between the bottom surface of the concave portion and the semiconductor element, filling the concave portion with metal powder so as to cover the semiconductor element, and forming a portion of the metal powder exposed at the opening of the concave portion into the second portion. Since the semiconductor element housed in the recess of the first wiring board is partially connected to the heat dissipation conductor portion on the wiring board of the second wiring board via the brazing material, a part of the heat generated by the semiconductor element is recessed through the insulating resin. From the bottom surface to the first wiring board, and most of the metal powder is efficiently transmitted to the second wiring board, which can be used as an external electric circuit board such as a motherboard, via a metal powder covering the semiconductor element, and is radiated. Can, As compared with the case to be dissipated to the circuit board or the entire radiating fins through the high thermal conductivity covering the semiconductor element in the recess resins can be well heat radiation as in the semiconductor device.

【0019】その結果、発熱による半導体素子の温度上
昇をジャンクション破壊温度以下に抑えることができ、
半導体素子の発熱による半導体素子自身の信頼性や電気
特性を劣化させることがなく、高信頼性・高性能な半導
体装置となる。
As a result, the temperature rise of the semiconductor element due to heat generation can be suppressed to a junction breakdown temperature or less,
The semiconductor device has high reliability and high performance without deteriorating the reliability and electrical characteristics of the semiconductor device itself due to heat generated by the semiconductor device.

【0020】さらに、半導体素子が凹部内に収容された
第1の配線基板の凹部の開口周辺の部位とこれに対向す
る第2の配線基板の上面との間に高熱伝導性樹脂を充填
したことにより、第1の配線基板に残留する熱も高熱伝
導性樹脂を介して第2の配線基板に放熱させることが可
能となり発熱に対する信頼性をより高めることができ、
さらに、半導体装置を構成する第1の配線基板と第2の
配線基板との機械的接続信頼性の向上も同時に行なうこ
とができる。
Further, a high thermal conductive resin is filled between a portion around the opening of the concave portion of the first wiring substrate in which the semiconductor element is accommodated in the concave portion and an upper surface of the second wiring substrate opposed thereto. Accordingly, the heat remaining on the first wiring board can also be radiated to the second wiring board via the high thermal conductive resin, and the reliability against the heat generation can be further improved.
Further, the reliability of mechanical connection between the first wiring board and the second wiring board constituting the semiconductor device can be improved at the same time.

【0021】これにより、従来の半導体装置のように配
線基板全体へ放熱させることによる、同一配線基板上に
搭載される他の電子部品への熱的悪影響を効果的に回避
でき、半導体素子の発熱を第2の配線基板から良好に放
熱させることが可能となる。
As a result, it is possible to effectively avoid adverse thermal effects on other electronic components mounted on the same wiring substrate by dissipating heat to the entire wiring substrate as in a conventional semiconductor device, and to generate heat from the semiconductor element. Can be satisfactorily radiated from the second wiring board.

【0022】以下、本発明の半導体装置について図面に
基づいて具体例を中心に詳細に説明する。図1は本発明
の半導体装置の実施の形態の一例を示す断面図である。
Hereinafter, the semiconductor device of the present invention will be described in detail with reference to the drawings, focusing on specific examples. FIG. 1 is a sectional view showing an example of an embodiment of a semiconductor device of the present invention.

【0023】図1において、半導体装置1を構成する第
1の配線基板2は、絶縁基板の表面および内部に所定の
配線導体(図示せず)が形成されるともにその下面に半
導体素子4が搭載される凹部2aを有している。半導体
素子4は、半導体素子4の表面の電極(図示せず)は導
体バンプ3を介して凹部2aの底面の対向する部位に形
成された電極(図示せず)に接合され電気的に接続され
ることによって、第1の配線基板2の凹部2a内に搭載
実装される。
In FIG. 1, a first wiring board 2 constituting a semiconductor device 1 has a predetermined wiring conductor (not shown) formed on the surface and inside of an insulating substrate, and a semiconductor element 4 is mounted on the lower surface thereof. It has a concave portion 2a to be formed. In the semiconductor element 4, an electrode (not shown) on the surface of the semiconductor element 4 is joined and electrically connected to an electrode (not shown) formed at a portion facing the bottom surface of the recess 2 a via the conductive bump 3. As a result, the semiconductor device is mounted and mounted in the concave portion 2a of the first wiring board 2.

【0024】ここで導体バンプ3には金や半田あるいは
熱硬化型銀ペースト等を用いることができる。例えば金
を用いる場合には、超音波熱圧着法により第1の配線基
板2の凹部2a底面の電極と半導体素子4の電極とを接
合して電気的に接続させることが可能となる。
Here, gold, solder, thermosetting silver paste or the like can be used for the conductor bumps 3. For example, when gold is used, the electrode on the bottom surface of the concave portion 2a of the first wiring board 2 and the electrode of the semiconductor element 4 can be electrically connected by an ultrasonic thermocompression bonding method.

【0025】このように第1の配線基板2の凹部2aの
底面に半導体素子4が導体バンプ3を介して搭載実装さ
れていることから、凹部2aの底面と半導体素子4との
対向する表面間には所定の空間が形成されている。この
空間に対し、半導体素子4が搭載された後に、第1の配
線基板2の電気配線および電極部、半導体素子4との接
続部や半導体素子4の素子面等を完全に絶縁保護し、半
導体素子4による発熱の一部を放熱させる目的で、凹部
2aの底面と半導体素子4との間に絶縁性樹脂5を注入
充填し硬化させる。
As described above, since the semiconductor element 4 is mounted and mounted on the bottom surface of the concave portion 2a of the first wiring board 2 via the conductive bump 3, the gap between the bottom surface of the concave portion 2a and the surface facing the semiconductor element 4 is formed. Has a predetermined space. After the semiconductor element 4 is mounted in this space, the electric wiring and the electrode section of the first wiring board 2, the connection section with the semiconductor element 4, the element surface of the semiconductor element 4 and the like are completely insulated and protected, In order to dissipate part of the heat generated by the element 4, an insulating resin 5 is injected and filled between the bottom surface of the concave portion 2 a and the semiconductor element 4 and cured.

【0026】ここで、絶縁性樹脂5は熱硬化可能な樹脂
成分と所望の熱膨張率や熱伝導性を持たせるための絶縁
性フィラーとから成る。樹脂成分としては、例えばエポ
キシ系熱硬化性樹脂やポリイミド系熱可塑性樹脂・ビス
マレイド系熱硬化性樹脂等を用いることができる。また
フィラー成分としては、酸化アルミニウム(Al23
・窒化アルミニウム(AlN)・炭化珪素(SiC)・
酸化ベリリウム(BeO)・ダイヤモンド等の熱伝導率
の高い金属酸化物・金属窒化物等の粉末を用いることが
できる。
Here, the insulating resin 5 comprises a thermosetting resin component and an insulating filler for providing a desired coefficient of thermal expansion and thermal conductivity. As the resin component, for example, an epoxy-based thermosetting resin, a polyimide-based thermoplastic resin, a bismaleide-based thermosetting resin, or the like can be used. Aluminum oxide (Al 2 O 3 ) as a filler component
・ Aluminum nitride (AlN) ・ Silicon carbide (SiC) ・
Powders such as metal oxides and metal nitrides having high thermal conductivity such as beryllium oxide (BeO) and diamond can be used.

【0027】次に、第1の配線基板2の凹部2a内に、
搭載実装された半導体素子4を覆うように、半導体素子
4の発熱を放散させるための伝熱部材としての金属粉末
6、例えば金属フィラーを主成分とする導電性ペースト
等を充填する。この金属粉末6には、熱伝導率の高い金
属、具体的には金・銀・銅・アルミニウム等の単体やそ
れらの合金・金属炭化物・金属窒化物等の粉末を用い
る。その形状は、粉末同士の接触面積を大きくとれる鱗
片状粉末や多面体状粉末等の形状が好ましい。また、金
属粉末6としてはこれらの金属粉末を含む導電性ペース
トを用いることもでき、このようなペーストを用いれ
ば、ディスペンサ等を利用して、第1の配線基板2の凹
部2a内の空間に半導体素子4を覆うように充填する作
業が容易となる。
Next, in the recess 2a of the first wiring board 2,
A metal powder 6 as a heat transfer member for dissipating heat generated by the semiconductor element 4, for example, a conductive paste mainly containing a metal filler is filled so as to cover the mounted semiconductor element 4. As the metal powder 6, a metal having high thermal conductivity, specifically, a simple substance such as gold, silver, copper, or aluminum, or an alloy, metal carbide, or metal nitride thereof is used. The shape is preferably a shape such as a flaky powder or a polyhedral powder capable of providing a large contact area between the powders. In addition, a conductive paste containing these metal powders can be used as the metal powder 6. If such a paste is used, a dispenser or the like is used to fill the space in the recess 2 a of the first wiring board 2. The work of filling so as to cover the semiconductor element 4 becomes easy.

【0028】金属粉末6として用いる導電性ペースト
は、通常は熱硬化可能な樹脂成分と金属フィラーとから
成る。樹脂成分としては例えばエポキシ系熱硬化性樹脂
やポリイミド系熱可塑性樹脂・ビスマレイド系熱硬化性
樹脂等を用いることができる。また、金属フィラーとし
ては、例えば銀あるいは銀を主成分とする合金から成る
鱗片状粉末や多面体状粉末等の、粉末同士の接触面積を
大きくとれる形状のものを用いることが好ましい。な
お、金属フィラーの配合比率は80%以上程度のものが好
ましく、80%を大きく下回ると金属フィラー同士の接触
面積が樹脂成分によって阻害されて減少するため、半導
体素子4の発熱を放散させるための伝熱部材としての十
分な機能が得られなくなる傾向がある。
The conductive paste used as the metal powder 6 usually comprises a thermosetting resin component and a metal filler. As the resin component, for example, an epoxy-based thermosetting resin, a polyimide-based thermoplastic resin, a bismaleide-based thermosetting resin, or the like can be used. Further, as the metal filler, it is preferable to use a metal filler having a large contact area between powders, such as a flaky powder or a polyhedral powder made of silver or an alloy containing silver as a main component. The compounding ratio of the metal filler is preferably about 80% or more. If the mixing ratio is much less than 80%, the contact area between the metal fillers is hindered by the resin component and decreases. There is a tendency that a sufficient function as a heat transfer member cannot be obtained.

【0029】次に、第1の配線基板2の凹部2aの開口
に露出した部位の金属粉末6と、この第1の配線基板2
が搭載され、マザーボード等の外部電気回路基板として
も使用できる、絶縁基板の表面および内部に所定の配線
導体(図示せず)が形成された第2の配線基板7上の配
線電極等を利用した放熱用導体部(図示せず)とをろう
材8を介して接合する。これにより、本発明の半導体装
置1が構成される。
Next, the metal powder 6 at the portion exposed to the opening of the concave portion 2a of the first wiring board 2 is provided.
Is mounted, and can be used as an external electric circuit board such as a motherboard. A wiring electrode or the like on the second wiring board 7 having a predetermined wiring conductor (not shown) formed on the surface and inside of the insulating substrate is used. The heat dissipation conductor (not shown) is joined via the brazing material 8. Thereby, the semiconductor device 1 of the present invention is configured.

【0030】ここで、ろう材8としては一般的な金属化
合物を用いることができ、例えば錫/鉛や錫/銀/銅等
の半田等を用いることができる。
Here, as the brazing material 8, a general metal compound can be used, and for example, solder such as tin / lead or tin / silver / copper can be used.

【0031】また、9は第1の配線基板2の凹部2aの
開口周辺に位置する所定の配線導体とこれに対応する第
2の配線基板7上面の配線導体とを電気的に接続すると
ともに第1の配線基板2を第2の配線基板7上に搭載実
装するための導体バンプであり、第1の配線基板2と半
導体素子4とを接合する導体バンプ3と同様のものから
なる。なお、第1の配線基板2と第2の配線基板7との
電気的な接続は、この導体バンプ9とともに、あるいは
導体バンプ9に代えて、ボンディングワイヤを介して行
なってもよい。
Reference numeral 9 denotes a predetermined wiring conductor located around the opening of the concave portion 2a of the first wiring board 2 and a corresponding wiring conductor on the upper surface of the second wiring board 7, which is electrically connected to the predetermined wiring conductor. This is a conductor bump for mounting and mounting the first wiring board 2 on the second wiring board 7, and is the same as the conductor bump 3 joining the first wiring board 2 and the semiconductor element 4. The electrical connection between the first wiring board 2 and the second wiring board 7 may be made via bonding wires together with or instead of the conductor bumps 9.

【0032】このように、本発明の半導体装置1におい
ては、第1の配線基板2の凹部2aの底面に半導体素子
4を導体バンプ3により接合して搭載実装し、凹部2a
の底面と半導体素子4との間に絶縁性樹脂5を充填する
とともに凹部2a内に半導体素子4を覆うように金属粉
末6を充填し、かつ金属粉末6の凹部2aの開口に露出
した部位を第2の配線基板7上の放熱用導体部にろう材
8を介して接合したことから、半導体素子4の発熱の一
部を絶縁性樹脂5を介して第1の配線基板2に伝えると
ともに、金属粉末6を介して半導体素子4の発熱の大部
分を極めて効率よく第2の配線基板7へと伝えて放散さ
せることができ、従来の半導体装置のように熱伝導率の
高い樹脂を介して放熱させる場合と比較して半導体素子
4からの熱を良好に放熱させることができる。
As described above, in the semiconductor device 1 of the present invention, the semiconductor element 4 is mounted and mounted on the bottom surface of the recess 2a of the first wiring board 2 by bonding the semiconductor element 4 to the bottom surface of the recess 2a.
The space between the bottom surface of the semiconductor element 4 and the insulating resin 5 is filled, the metal powder 6 is filled in the recess 2a so as to cover the semiconductor element 4, and the portion of the metal powder 6 exposed at the opening of the recess 2a is removed. Since the heat dissipation conductors on the second wiring board 7 are joined via the brazing material 8, part of the heat generated by the semiconductor element 4 is transmitted to the first wiring board 2 via the insulating resin 5, and Most of the heat generated by the semiconductor element 4 can be transmitted to the second wiring board 7 very efficiently through the metal powder 6 and radiated to the second wiring board 7, and can be transmitted through a resin having a high thermal conductivity like a conventional semiconductor device. The heat from the semiconductor element 4 can be better radiated as compared with the case of radiating the heat.

【0033】その結果、このような本発明の半導体装置
1によれば、発熱による半導体素子4の温度上昇をジャ
ンクション破壊温度以下に抑えることができ、半導体素
子4の発熱による半導体素子4自身の信頼性や電気特性
を劣化させることがなく、高信頼性・高性能な半導体装
置1となる。
As a result, according to the semiconductor device 1 of the present invention, the temperature rise of the semiconductor element 4 due to the heat generation can be suppressed to the junction breakdown temperature or less, and the reliability of the semiconductor element 4 itself due to the heat generation of the semiconductor element 4 can be suppressed. The semiconductor device 1 has high reliability and high performance without deteriorating the reliability and electric characteristics.

【0034】さらに、本発明の半導体装置1において
は、第1の配線基板2の凹部2aの開口周辺の部位と、
これに対向する第2の配線基板7の上面との間の空間部
分に、高熱伝導性樹脂10を注入充填し硬化させるとよ
い。
Further, in the semiconductor device 1 of the present invention, a portion around the opening of the concave portion 2 a of the first wiring board 2
It is preferable that the high thermal conductive resin 10 is injected into the space between the opposing upper surface of the second wiring board 7 and cured.

【0035】このように第1の配線基板2と第2の配線
基板7との間に高熱伝導性樹脂10を充填することによ
り、半導体素子4による発熱のうち第1の配線基板2に
残留した熱を高熱伝導性樹脂10を介して第2の配線基板
7へと効率よく放散させることが可能となり、さらに、
半導体装置1を構成する第1の配線基板2と第2の配線
基板7との機械的接続信頼性の向上も同時に図ることが
できる。その結果、従来の半導体装置のように配線基板
全体へ放熱させることによる、同一配線基板上の他の電
子部品への熱的悪影響を回避でき、半導体素子4からの
熱を第2の配線基板7を通してさらに良好に放熱させる
ことが可能となる。
By filling the high thermal conductive resin 10 between the first wiring board 2 and the second wiring board 7 as described above, heat generated by the semiconductor element 4 remains on the first wiring board 2. The heat can be efficiently dissipated to the second wiring board 7 through the high thermal conductive resin 10, and furthermore,
The reliability of mechanical connection between the first wiring board 2 and the second wiring board 7 constituting the semiconductor device 1 can be improved at the same time. As a result, it is possible to avoid a thermal adverse effect on other electronic components on the same wiring board by dissipating heat to the entire wiring board as in a conventional semiconductor device, and to transfer heat from the semiconductor element 4 to the second wiring board 7. Can be further radiated more efficiently.

【0036】このような高熱伝導性樹脂10としては、熱
硬化可能な樹脂成分と所望の熱膨張率や熱伝導性を持た
せるための絶縁性フィラーとから成り、樹脂成分として
は例えばエポキシ系熱硬化性樹脂やポリイミド系熱可塑
性樹脂・ビスマレイド系熱硬化性樹脂等を用いることが
できる。またフィラー成分としては、酸化アルミニウム
(Al23)・窒化アルミニウム(AlN)・炭化珪素
(SiC)・酸化ベリリウム(BeO)・ダイヤモンド
等の熱伝導率の高い金属酸化物・金属窒化物等の粉末を
用いることができる。また、その熱伝導率としては、配
線基板の熱伝導率以上とすることが望ましい。
The high thermal conductive resin 10 is composed of a thermosetting resin component and an insulating filler for providing a desired coefficient of thermal expansion and thermal conductivity. A curable resin, a polyimide-based thermoplastic resin, a bismaleide-based thermosetting resin, or the like can be used. Examples of the filler component include metal oxides and metal nitrides having high thermal conductivity such as aluminum oxide (Al 2 O 3 ), aluminum nitride (AlN), silicon carbide (SiC), beryllium oxide (BeO), and diamond. Powder can be used. Further, the thermal conductivity is desirably equal to or higher than the thermal conductivity of the wiring board.

【0037】例えば、配線基板にガラスセラミックスを
用いた場合、一般的にガラスセラミックスの熱伝導率は
3〜5W/m・Kであり、これに使用可能な高熱伝導性
樹脂としては熱伝導率が8W/m・K以上であることが
望ましく、それに用いられるフィラー成分としては酸化
アルミニウム(Al23)を用いることができる。酸化
アルミニウムは安価であり、高熱伝導性樹脂10の低コス
ト化および半導体装置1としての低コスト化が可能とな
る。この酸化アルミニウムを用いる場合、フィラー成分
配合量としては65wt%以上とすることが好ましく、65
wt%以上添加することにより、フィラー成分が熱伝達
経路を構成することが可能となり、第1の配線基板2に
蓄積された熱を第2の配線基板7へ極めて効率よく伝え
て放散させることができる。これに対し、フィラー成分
が65wt%を大きく下回ると、フィラー成分が熱伝達経
路を構成することが困難となり、良好な放熱性を得るこ
とができなくなる傾向がある。
For example, when a glass ceramic is used for a wiring board, the thermal conductivity of the glass ceramic is generally 3 to 5 W / m · K, and the high thermal conductive resin usable for this has a thermal conductivity of 3 to 5 W / m · K. It is preferably 8 W / m · K or more, and aluminum oxide (Al 2 O 3 ) can be used as a filler component used for the same. Aluminum oxide is inexpensive, so that the cost of the high thermal conductive resin 10 and the cost of the semiconductor device 1 can be reduced. When this aluminum oxide is used, the filler component blending amount is preferably 65 wt% or more.
By adding at least wt%, the filler component can form a heat transfer path, and the heat accumulated in the first wiring board 2 can be transmitted to the second wiring board 7 very efficiently and dissipated. it can. On the other hand, if the content of the filler component is significantly lower than 65 wt%, it becomes difficult for the filler component to form a heat transfer path, and it tends to be difficult to obtain good heat dissipation.

【0038】また、例えば配線基板材料として窒化アル
ミニウム(AlN)を用いた場合であれば、高熱伝導性
樹脂10としては、フィラー成分に窒化アルミニウム(A
lN)を用いることができる。
For example, when aluminum nitride (AlN) is used as the wiring board material, the high thermal conductive resin 10 may be made of aluminum nitride (A) as a filler component.
1N) can be used.

【0039】なお、以上はあくまで本発明の実施の形態
の例示であって、本発明はこれらに限定されるものでは
なく、本発明の要旨を逸脱しない範囲で種々の変更や改
良を加えることは何ら差し支えない。
It should be noted that the above is only an example of the embodiment of the present invention, and the present invention is not limited to these. Various modifications and improvements may be made without departing from the gist of the present invention. No problem.

【0040】[0040]

【発明の効果】以上のように、本発明の半導体装置によ
れば、第1の配線基板の下面に形成された凹部の底面に
半導体素子を互いの表面の電極同士を対向させて導体バ
ンプにより接合して搭載実装し、凹部の底面と半導体素
子との間に絶縁性樹脂を充填するとともに凹部内に半導
体素子を覆うように金属粉末を充填し、かつこの金属粉
末の凹部の開口に露出した部位を第2の配線基板上の放
熱用導体部にろう材を介して接合したことから、第1の
配線基板の凹部内に収容された半導体素子の発熱は、そ
の一部を絶縁性樹脂を介して凹部の底面から第1の配線
基板へ伝えるとともに、その大部分を半導体素子を覆う
金属粉末を介してマザーボード等の外部電気回路基板と
して利用できる第2の配線基板へ極めて効率よく伝えて
放散させることができ、従来の半導体装置のように凹部
内の半導体素子を覆った熱伝導率の高い樹脂を介して配
線基板全体や放熱フィンに放熱させる場合と比較して良
好に放熱させることができる。
As described above, according to the semiconductor device of the present invention, the semiconductor element is formed on the bottom surface of the concave portion formed on the lower surface of the first wiring board by opposing the electrodes on the respective surfaces by the conductive bumps. Bonded and mounted, filled with insulating resin between the bottom surface of the concave portion and the semiconductor element, filled with metal powder so as to cover the semiconductor element in the concave portion, and exposed to the opening of the concave portion of the metal powder. Since the part is joined to the heat dissipation conductor on the second wiring board via the brazing filler metal, the heat generated by the semiconductor element housed in the recess of the first wiring board is partially removed by the insulating resin. Through the bottom surface of the recess to the first wiring board, and most of the metal powder is efficiently transferred to the second wiring board, which can be used as an external electric circuit board such as a motherboard, through a metal powder covering the semiconductor element, and is radiated. Can be It can, in comparison with the case where via the high thermal conductivity resin covering the semiconductor element in the recess is released to the wiring board or the entire radiating fins as in the conventional semiconductor device is excellently radiated.

【0041】その結果、発熱による半導体素子の温度上
昇をジャンクション破壊温度以下に抑えることができ、
半導体素子の発熱による半導体素子自身の信頼性や電気
特性を劣化させることがなく、高信頼性・高性能な半導
体装置となる。
As a result, the temperature rise of the semiconductor element due to heat generation can be suppressed to a junction breakdown temperature or less.
The semiconductor device has high reliability and high performance without deteriorating the reliability and electrical characteristics of the semiconductor device itself due to heat generated by the semiconductor device.

【0042】さらに、第1の配線基板の凹部の開口周辺
の部位とこれに対向する第2の配線基板の上面との間に
高熱伝導性樹脂を充填したことにより、第1の配線基板
に残留する熱も高熱伝導性樹脂を介して第2の配線基板
に放熱させることが可能となり発熱に対する信頼性をよ
り高めることができ、さらに、半導体装置を構成する第
1の配線基板と第2の配線基板との機械的接続信頼性の
向上も同時に行なうことができる。
Further, since the high thermal conductive resin is filled between the portion around the opening of the concave portion of the first wiring board and the upper surface of the second wiring board facing the portion, the resin remains on the first wiring board. The heat generated can be radiated to the second wiring board via the high thermal conductive resin, so that the reliability against the heat generation can be further improved. Further, the first wiring board and the second wiring constituting the semiconductor device can be improved. The reliability of mechanical connection with the substrate can be improved at the same time.

【0043】これにより、従来の半導体装置のように配
線基板全体へ放熱させることによる、同一配線基板上に
搭載される他の電子部品への熱的悪影響を効果的に回避
でき、半導体素子の発熱を第2の配線基板から良好に放
熱させることが可能となる。
As a result, it is possible to effectively avoid adverse thermal effects on other electronic components mounted on the same wiring substrate by dissipating heat to the entire wiring substrate as in a conventional semiconductor device, and to generate heat from the semiconductor element. Can be satisfactorily radiated from the second wiring board.

【0044】また、従来の半導体装置のような放熱フィ
ンを不要とすることができるため、低背化・小型化を図
ることもできる。
Further, since the heat dissipating fins as in the conventional semiconductor device can be dispensed with, the height and the size can be reduced.

【0045】以上により、本発明によれば、半導体素子
による発熱を良好に放散させ、半導体素子の発熱により
半導体素子自身の信頼性や電気特性を劣化させることが
なく、高信頼性・高性能であり、さらに低背で小型な半
導体装置を提供することができた。
As described above, according to the present invention, the heat generated by the semiconductor element is satisfactorily dissipated, and the heat generated by the semiconductor element does not deteriorate the reliability and electric characteristics of the semiconductor element itself. In addition, a low-profile and small-sized semiconductor device can be provided.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の半導体装置の実施の形態の一例を示す
断面図である。
FIG. 1 is a cross-sectional view illustrating an example of an embodiment of a semiconductor device of the present invention.

【符号の説明】[Explanation of symbols]

1・・・半導体装置 2・・・第1の配線基板 2a・・・凹部 3・・・導体バンプ 4・・・半導体素子 5・・・絶縁性樹脂 6・・・金属粉末 7・・・第2の配線基板 8・・・ろう材 10・・・高熱伝導性樹脂 DESCRIPTION OF SYMBOLS 1 ... Semiconductor device 2 ... 1st wiring board 2a ... Depression 3 ... Conductor bump 4 ... Semiconductor element 5 ... Insulating resin 6 ... Metal powder 7 ... 2 wiring board 8 ... brazing material 10 ... high thermal conductive resin

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 第1の配線基板の下面に形成された凹部
の底面に半導体素子を互いの表面の電極同士を対向させ
て導体バンプにより接合して搭載実装し、前記凹部の底
面と前記半導体素子との間に絶縁性樹脂を充填するとと
もに前記凹部内に前記半導体素子を覆うように金属粉末
を充填し、かつ該金属粉末の前記凹部の開口に露出した
部位を第2の配線基板上の放熱用導体部にろう材を介し
て接合したことを特徴とする半導体装置。
1. A semiconductor element is mounted and mounted on a bottom surface of a concave portion formed on a lower surface of a first wiring board by opposing electrodes on respective surfaces to each other and bonding them by conductor bumps. An insulating resin is filled between the second wiring board and an insulating resin, and a metal powder is filled in the recess to cover the semiconductor element, and a portion of the metal powder exposed to the opening of the recess is formed on the second wiring board. A semiconductor device which is joined to a heat dissipation conductor via a brazing material.
【請求項2】 前記第1の配線基板の前記凹部の開口周
辺の部位と、これに対向する前記第2の配線基板の上面
との間に、高熱伝導性樹脂を充填したことを特徴とする
請求項1記載の半導体装置。
2. A high thermal conductive resin is filled between a portion around the opening of the concave portion of the first wiring substrate and an upper surface of the second wiring substrate facing the opening. The semiconductor device according to claim 1.
JP2000331539A 2000-10-30 2000-10-30 Semiconductor device Expired - Fee Related JP4544724B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000331539A JP4544724B2 (en) 2000-10-30 2000-10-30 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000331539A JP4544724B2 (en) 2000-10-30 2000-10-30 Semiconductor device

Publications (2)

Publication Number Publication Date
JP2002141433A true JP2002141433A (en) 2002-05-17
JP4544724B2 JP4544724B2 (en) 2010-09-15

Family

ID=18807866

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000331539A Expired - Fee Related JP4544724B2 (en) 2000-10-30 2000-10-30 Semiconductor device

Country Status (1)

Country Link
JP (1) JP4544724B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007318047A (en) * 2006-05-29 2007-12-06 Ibiden Co Ltd Multilayer wiring board and manufacturing method therefor
CN110462805A (en) * 2017-04-12 2019-11-15 三菱电机株式会社 Semiconductor module, the manufacturing method of semiconductor module and power-converting device

Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05304351A (en) * 1992-04-28 1993-11-16 Toshiba Corp Mounting method for semiconductor device
JPH08279533A (en) * 1995-04-10 1996-10-22 Shinko Electric Ind Co Ltd Semiconductor device and semiconductor chip mounting film
JPH0964099A (en) * 1995-08-23 1997-03-07 Shinko Electric Ind Co Ltd Semiconductor device and its mounting structure
JPH1050926A (en) * 1996-07-31 1998-02-20 Taiyo Yuden Co Ltd Hybrid module
JPH11220225A (en) * 1998-01-30 1999-08-10 Taiyo Yuden Co Ltd Hybrid module
JPH11238828A (en) * 1998-02-20 1999-08-31 Toshiba Corp Semiconductor device of bga type package and its manufacture and packaging equipment
JP2000208677A (en) * 1999-01-14 2000-07-28 Mitsui High Tec Inc Semiconductor device and packaging structure of the same

Patent Citations (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05304351A (en) * 1992-04-28 1993-11-16 Toshiba Corp Mounting method for semiconductor device
JPH08279533A (en) * 1995-04-10 1996-10-22 Shinko Electric Ind Co Ltd Semiconductor device and semiconductor chip mounting film
JPH0964099A (en) * 1995-08-23 1997-03-07 Shinko Electric Ind Co Ltd Semiconductor device and its mounting structure
JPH1050926A (en) * 1996-07-31 1998-02-20 Taiyo Yuden Co Ltd Hybrid module
JPH11220225A (en) * 1998-01-30 1999-08-10 Taiyo Yuden Co Ltd Hybrid module
JPH11238828A (en) * 1998-02-20 1999-08-31 Toshiba Corp Semiconductor device of bga type package and its manufacture and packaging equipment
JP2000208677A (en) * 1999-01-14 2000-07-28 Mitsui High Tec Inc Semiconductor device and packaging structure of the same

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007318047A (en) * 2006-05-29 2007-12-06 Ibiden Co Ltd Multilayer wiring board and manufacturing method therefor
CN110462805A (en) * 2017-04-12 2019-11-15 三菱电机株式会社 Semiconductor module, the manufacturing method of semiconductor module and power-converting device

Also Published As

Publication number Publication date
JP4544724B2 (en) 2010-09-15

Similar Documents

Publication Publication Date Title
US5909058A (en) Semiconductor package and semiconductor mounting part
EP0488641A1 (en) Package for a semiconductor element or semiconductor elements
EP0509825A2 (en) Package structure for semiconductor device
JPH0964099A (en) Semiconductor device and its mounting structure
US6404048B2 (en) Heat dissipating microelectronic package
AU657774B2 (en) Semiconductor chip module and method for manufacturing the same
JP2004071977A (en) Semiconductor device
JP2000077575A (en) Thermally and electrically reinforced semiconductor package
JP4544724B2 (en) Semiconductor device
US20070120236A1 (en) Semiconductor device
JP3253154B2 (en) Package for semiconductor device and semiconductor device
JP4349728B2 (en) Semiconductor device
JP2001332664A (en) Semiconductor device and manufacturing method thereof
JPH08264688A (en) Ceramic package for semiconductor
JP4360577B2 (en) Semiconductor device
JP2004048084A (en) Semiconductor power module
CN112397472A (en) Semiconductor device with a plurality of semiconductor chips
JP2907187B2 (en) Bare chip mounting method and semiconductor integrated circuit device
JP3127149B2 (en) Semiconductor device
JP2005333079A (en) Semiconductor device packaging structure
JPH0969588A (en) Semiconductor device
JP2000269405A (en) Hybrid module
JP2954206B1 (en) Flip chip mounting board for semiconductor device
JP3314139B2 (en) Semiconductor device
JPH08274225A (en) Semiconductor component

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070907

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090630

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090707

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090903

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100406

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100420

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100601

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100629

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130709

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees