JP2002091020A - Method for producing printed wiring board - Google Patents

Method for producing printed wiring board

Info

Publication number
JP2002091020A
JP2002091020A JP2000281428A JP2000281428A JP2002091020A JP 2002091020 A JP2002091020 A JP 2002091020A JP 2000281428 A JP2000281428 A JP 2000281428A JP 2000281428 A JP2000281428 A JP 2000281428A JP 2002091020 A JP2002091020 A JP 2002091020A
Authority
JP
Japan
Prior art keywords
film
printed wiring
wiring board
hole
exposure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000281428A
Other languages
Japanese (ja)
Inventor
Takanari Mochizuki
敬也 望月
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Avionics Co Ltd
Original Assignee
Nippon Avionics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Avionics Co Ltd filed Critical Nippon Avionics Co Ltd
Priority to JP2000281428A priority Critical patent/JP2002091020A/en
Publication of JP2002091020A publication Critical patent/JP2002091020A/en
Pending legal-status Critical Current

Links

Landscapes

  • Exposure And Positioning Against Photoresist Photosensitive Materials (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a method which allows a through-hole position and the through-hole position on design to directly coincide with each other in the film aligning in the case incapable of attaching a land pattern to a film for exposure. SOLUTION: Holes are formed at the positions on the film for exposure which correspond to the land positions. While directly confirming the deviation between the hole position and the through-hole position in the film matching, the operation is performed.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、プリント配線板の
製造に係り、パターン露光時の露光用フィルム合わせに
関する。
[0001] 1. Field of the Invention [0002] The present invention relates to the manufacture of printed wiring boards, and more particularly to the alignment of an exposure film during pattern exposure.

【0002】[0002]

【従来の技術】プリント配線板の製造にあたって、プリ
ント配線板基材表面に塗布または貼付した感光性樹脂膜
表面に予めパターンを焼き付けた露光用フィルム(以
下、フィルムという。)を重ねて露光することで感光部
分の前記感光性樹脂膜を硬化し、該基材を現像液で洗浄
することにより前記フィルムによる遮光部分の樹脂膜を
除去し、結果、該基材表面上にフィルム透明部分模様と
合同の模様を樹脂膜により形成する工程がある。該工程
はプリント配線板製造の複数箇所で使用され、一般にレ
ジスト処理工程と呼んでいる。レジスト処理の目的は、
めっきレジスト、エッチングレジストの二種類に大別さ
れ、前者のめっきレジストは、形成された樹脂膜模様が
めっき液に対しレジストとして作用し、樹脂膜模様以外
の基材表面にめっきする目的で使用される。後者のエッ
チングレジストは、形成された樹脂膜模様がエッチング
液に対してレジストとして作用し、樹脂膜模様以外の基
材表面の銅をエッチングにより除去する目的で使用され
る。
2. Description of the Related Art In the manufacture of a printed wiring board, an exposure film (hereinafter referred to as a film) in which a pattern is preliminarily baked on the surface of a photosensitive resin film applied or affixed to the surface of a printed wiring board base material is exposed. The photosensitive resin film of the photosensitive portion is cured with, and the substrate is washed with a developing solution to remove the resin film of the light-shielding portion by the film. As a result, the pattern is combined with the film transparent portion pattern on the substrate surface. Is formed by a resin film. This step is used at a plurality of places in the manufacture of printed wiring boards, and is generally called a resist processing step. The purpose of resist processing is
Plating resists and etching resists are roughly classified into two types.The former plating resists are used for the purpose of plating the surface of a substrate other than the resin film pattern, with the formed resin film pattern acting as a resist to the plating solution. You. The latter etching resist is used for the purpose of removing the copper on the surface of the base material other than the resin film pattern by etching, with the formed resin film pattern acting as a resist to the etching solution.

【0003】前記のめっきレジスト、エッチングレジス
トともにプリント配線板の仕上がり精度を左右する重要
な工程で、特に露光時のプリント配線板基材とフィルム
の相対位置合わせ精度が重要である。その重要である理
由は、プリント配線板基材の伸縮、フィルムの伸縮、基
材に穿孔したスルーホール用穴位置加工精度、基材とフ
ィルムの位置合わせ精度など色々な誤差が影響してパタ
ーンの設計位置と製造品仕上がり位置の違いとして現れ
るためである。この仕上がり誤差は基材の寸法が大きい
ほど顕著であり、積層回数が多いほど基材の伸縮による
影響が大きく製造歩留まりを大きく左右する。
[0003] Both the plating resist and the etching resist are important steps that affect the finishing accuracy of the printed wiring board, and in particular, the relative positioning accuracy of the printed wiring board base material and the film during exposure is important. The important reason is that the pattern is affected by various errors such as the expansion and contraction of the printed wiring board base, the expansion and contraction of the film, the accuracy of processing the position of the through-holes drilled in the base, and the positioning accuracy of the base and the film. This is because it appears as a difference between the design position and the finished product position. This finishing error is more remarkable as the size of the base material is larger, and as the number of laminations is larger, the influence of the expansion and contraction of the base material is greater, which greatly affects the production yield.

【0004】そこで、製造品仕上がり位置を出来るだけ
設計位置に近づけるために、補正したフィルムを使用し
たり、フィルム合わせを光学読取りにより自動化した
り、合わせマークだけでなく基材のスルーホール用穴と
フィルムのランドパターンとを合わせたりする各種方法
により製造歩留まりの向上を図っている。なかでも、ス
ルーホール用穴とフィルムのランドを合わせる方法は直
接的で効果が高く従来からよく使用される。
In order to make the finished product position as close as possible to the design position, a corrected film is used, film alignment is automated by optical reading, not only alignment marks but also holes for through holes in the base material. The production yield is improved by various methods such as matching with a film land pattern. Above all, the method of aligning the through-holes with the lands of the film is direct and highly effective, and has been often used.

【0005】[0005]

【発明が解決しようとする課題】しかしながら、スルー
ホール用穴に合わせるためのランドをフィルム上に設け
ない設計が稀に行われる場合がある。ランドパターンを
フィルムに設けない例として、部分めっき用フィルムが
ある。これは、プリント配線板のパターンの中に電気接
触用パッドが設けられていて該パッドにニッケルめっき
および金めっきを施し、それ以外の導体パターンおよび
スルーホール内部表面は銅のままとしたプリント配線板
を製造するときの部分めっき用フィルムである。図2に
部分ニッケル・金めっき仕様プリント配線板の部分的な
製造工程を模式図で示す。
However, there are rare cases where a design in which a land is not provided on the film to match the through hole is used. An example in which a land pattern is not provided on a film is a film for partial plating. This is a printed wiring board in which electric contact pads are provided in a pattern of the printed wiring board, and the pads are plated with nickel and gold, and the other conductive patterns and the inner surfaces of the through holes remain copper. It is a film for partial plating when manufacturing a. FIG. 2 is a schematic diagram showing a partial manufacturing process of a printed circuit board with partial nickel / gold plating specifications.

【0006】図2において、(a)は導体パターン形成
後のプリント配線板の一部を示し、11はプリント配線
板基材、12はスルーホール、13はランド、14はパ
ッド、15はラインを示す。図2の(b)から(g)は
図2(a)のA−A断面で示し、(b)は基材11にス
ルーホール用穴を穿孔し、該孔内壁および銅箔表面全面
に無電解銅めっきおよび電解銅めっき16を施した状
態、(c)は銅めっき済みの基材に感光性樹脂膜17を
形成し、パッド14に該当する表面にニッケル・金めっ
きを施すための露光用フィルム18を位置合わせし露光
19している状態、(d)前記露光済み樹脂膜17を現
像し樹脂膜が除去されたパッド部分にニッケルめっきお
よび金めっき20を施した状態、(e)は二度目の感光
性樹脂膜21を形成し導体パターン形成のための露光用
フィルム22を位置合わせし露光23している状態、
(f)は前記露光済み樹脂膜21を現像し樹脂膜が除去
された状態、(g)は銅表面が露出した部分をエッチン
グした後前記樹脂膜21を剥離した状態を示す。
In FIG. 2, (a) shows a part of a printed wiring board after a conductor pattern is formed, 11 is a printed wiring board base material, 12 is a through hole, 13 is a land, 14 is a pad, and 15 is a line. Show. 2 (b) to 2 (g) are cross-sectional views taken along the line AA in FIG. 2 (a), and FIG. (C) Exposure for forming a photosensitive resin film 17 on a copper-plated base material and applying nickel / gold plating to the surface corresponding to the pad 14 (D) A state in which the film 18 is aligned and exposed to light 19; (d) a state in which the exposed resin film 17 is developed and nickel plating and gold plating 20 are applied to the pad portion from which the resin film has been removed; A state in which a second photosensitive resin film 21 is formed and an exposure film 22 for forming a conductor pattern is aligned and exposed 23;
(F) shows a state in which the exposed resin film 21 is developed and the resin film is removed, and (g) shows a state in which the copper film is exposed and then the resin film 21 is peeled off.

【0007】この場合、パッド14に該当する表面にニ
ッケル・金めっきを施すための露光用フィルム18には
ランド位置が表示されていないのでフィルム18の位置
合わせとしてスルーホール12位置で合わせる方法が採
用できない。本発明は、上記課題を解決するためになさ
れたもので、フィルムにランドパターンを付けられない
場合でもプリント配線板のスルーホールに直接合わせる
フィルム位置合わせ方法を提供することを目的とする。
In this case, since the land position is not indicated on the exposure film 18 for plating the surface corresponding to the pad 14 with nickel / gold plating, a method of adjusting the film 18 at the position of the through hole 12 is adopted. Can not. SUMMARY OF THE INVENTION The present invention has been made to solve the above problems, and has as its object to provide a film positioning method for directly adjusting to a through hole of a printed wiring board even when a land pattern cannot be formed on the film.

【0008】[0008]

【課題を解決するための手段】請求項1のプリント配線
板製造方法は、プリント配線板製造工程であるレジスト
処理工程において、レジスト膜形成後のプリント配線板
に重ね合わせる露光用フィルムにスルーホール位置に対
応するランドが表示されない場合に、スルーホール位置
に該当する該露光用フィルム上の位置に穴を設けること
を特徴とする。
According to a first aspect of the present invention, there is provided a printed wiring board manufacturing method, wherein a through hole position is formed in an exposure film to be superimposed on a printed wiring board after a resist film is formed in a resist processing step which is a printed wiring board manufacturing step. In the case where the land corresponding to is not displayed, a hole is provided at a position on the exposure film corresponding to the through hole position.

【0009】請求項1のプリント配線板製造方法によれ
ば、露光用フィルムにスルーホール位置に対応するラン
ドが表示されない場合でもプリント配線板のスルーホー
ル位置と露光用フィルム上のスルーホール設計位置のず
れを目視で直接確認できるので、規格外のずれが発生す
る確率を従来の合わせマークだけで合わせるより極めて
低く抑えることができる。
According to the method of manufacturing a printed wiring board of the present invention, even if the land corresponding to the through-hole position is not displayed on the exposure film, the position of the through-hole on the printed wiring board and the design position of the through-hole on the exposure film are determined. Since the deviation can be directly confirmed visually, the probability of occurrence of a deviation outside the standard can be extremely reduced as compared with the conventional alignment mark alone.

【0010】[0010]

【発明の実施の形態】以下、本発明の一実施形態につい
て図面を参照して説明する。図1において、(a)は導
体パターン形成後のプリント配線板の一部分を平面図で
示したもので、1は基材、2はスルーホール、3はラン
ド、4はパッド、5はラインを示す。図1(b)はパッ
ド4部分の表面にニッケルめっきおよび金めっきを施す
ための露光用フィルム6を平面図で示し、フィルムの遮
光部分7とフィルムにあけた穴8を有する。図1(c)
はスルーホールめっき済みの基材1にフィルム6を重ね
合わせた状態の平面図を示す。図1(d)は図1(c)
のA−A断面図であり、9は感光性樹脂膜、10は露光
を示す。
DESCRIPTION OF THE PREFERRED EMBODIMENTS One embodiment of the present invention will be described below with reference to the drawings. In FIG. 1, (a) is a plan view showing a part of a printed wiring board after a conductive pattern is formed, 1 is a base material, 2 is a through hole, 3 is a land, 4 is a pad, and 5 is a line. . FIG. 1B is a plan view showing an exposure film 6 for applying nickel plating and gold plating to the surface of the pad 4 and has a light-shielding portion 7 of the film and a hole 8 formed in the film. FIG. 1 (c)
Shows a plan view of a state in which the film 6 is overlaid on the base material 1 on which through-hole plating has been performed. FIG. 1 (d) is FIG. 1 (c)
9 is a cross-sectional view taken along the line A-A, where 9 indicates a photosensitive resin film and 10 indicates exposure.

【0011】図1(b)のフィルムにあけた穴8は、設
計時にスルーホール位置を小さなドットでフィルム上に
描画するようにし、描画後のフィルムの前記ドット位置
を狙ってスコープドリル等を使用して穴あけする。該穴
8の直径はスルーホール径より大きくても良いし、小さ
くても良い。図ではランド径とスルーホール径の中間の
穴径であけたところを示している。
In the hole 8 formed in the film shown in FIG. 1B, a through hole position is drawn on the film with small dots at the time of design, and a scope drill or the like is used to aim at the dot position on the film after drawing. And make a hole. The diameter of the hole 8 may be larger or smaller than the diameter of the through hole. In the figure, a portion with a hole diameter intermediate between the land diameter and the through hole diameter is shown.

【0012】プリント配線板1にフィルム6を位置合わ
せするにあたって、図では省略するプリント配線板製品
外形外に設けた合わせマークで合わせるとともに、フィ
ルムにあけた穴8とスルーホール2の位置を目視により
合わせる。
In aligning the film 6 with the printed wiring board 1, alignment is performed with alignment marks provided outside the outer shape of the printed wiring board product, not shown in the figure, and the positions of the holes 8 and the through holes 2 made in the film are visually observed. Match.

【0013】[0013]

【発明の効果】本発明によれば、サイズが大きいプリン
ト配線板や積層回数が多いプリント配線板であっても、
フィルム合わせ時にスルーホール位置とスルーホール設
計位置のずれを直接確認することができるので、ずれに
よる不良品発生が減少し製造歩留まりを高くすることが
できる。本実施例の場合はパッド位置とパッドのニッケ
ル−金めっき位置のずれを製品規格内に抑えることが容
易に、かつ確実に行なうことができる。
According to the present invention, even if the printed wiring board has a large size or a large number of laminations,
Since the deviation between the through hole position and the through hole design position can be directly confirmed at the time of film alignment, the occurrence of defective products due to the deviation can be reduced, and the production yield can be increased. In the case of the present embodiment, it is possible to easily and reliably suppress the deviation between the pad position and the nickel-gold plating position of the pad within the product standard.

【図面の簡単な説明】[Brief description of the drawings]

【図1】図1は本発明の一実施形態を示す正面および断
面模式図である。
FIG. 1 is a schematic front view and a sectional view showing an embodiment of the present invention.

【図2】図2は従来の部分金めっき工程の実施例を示す
模式図である。
FIG. 2 is a schematic view showing an example of a conventional partial gold plating process.

【符号の説明】[Explanation of symbols]

1 基材 2 スルーホール 3 ランド 4 パッド 5 ライン 6 露光用フィルム 7 フィルムの遮光部分 8 フィルムにあけた穴 9 感光性樹脂膜 10 露光 11 基材 12 スルーホール 13 ランド 14 パッド 15 ライン 16 銅箔および銅めっき 17 感光性樹脂膜(1回目) 18 露光用フィルム(パッド部めっき用) 19 露光 20 ニッケルめっきおよび金めっき 21 感光性樹脂膜(2回目) 22 露光用フィルム(導体パターン形成用) 23 露光 DESCRIPTION OF SYMBOLS 1 Base material 2 Through hole 3 Land 4 Pad 5 Line 6 Exposure film 7 Light-shielding part of film 8 Hole in film 9 Photosensitive resin film 10 Exposure 11 Base material 12 Through hole 13 Land 14 Pad 15 Line 16 Copper foil and Copper plating 17 Photosensitive resin film (first time) 18 Exposure film (for pad portion plating) 19 Exposure 20 Nickel plating and gold plating 21 Photosensitive resin film (second time) 22 Exposure film (for conductor pattern formation) 23 Exposure

Claims (1)

【特許請求の範囲】[Claims] 【請求項1】 プリント配線板製造工程であるレジスト
処理工程において、レジスト膜形成後のプリント配線板
に重ね合わせる露光用フィルムにスルーホール位置に対
応するランドが表示されない場合に、スルーホール位置
に該当する該露光用フィルム上の位置に穴を設けること
を特徴とするプリント配線板の製造方法。
1. In a resist processing step as a printed wiring board manufacturing process, when a land corresponding to a through hole position is not displayed on an exposure film to be superimposed on a printed wiring board after a resist film is formed, the land corresponds to the through hole position. Forming a hole at a position on the film for exposure.
JP2000281428A 2000-09-18 2000-09-18 Method for producing printed wiring board Pending JP2002091020A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000281428A JP2002091020A (en) 2000-09-18 2000-09-18 Method for producing printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000281428A JP2002091020A (en) 2000-09-18 2000-09-18 Method for producing printed wiring board

Publications (1)

Publication Number Publication Date
JP2002091020A true JP2002091020A (en) 2002-03-27

Family

ID=18766089

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000281428A Pending JP2002091020A (en) 2000-09-18 2000-09-18 Method for producing printed wiring board

Country Status (1)

Country Link
JP (1) JP2002091020A (en)

Similar Documents

Publication Publication Date Title
JP3070908B2 (en) Film master and substrate having alignment marks
US20050124091A1 (en) Process for making circuit board or lead frame
GB1453416A (en) Production of printed circuit boards
JPH08195539A (en) Printed circuit board and manufacture thereof
CN110881245A (en) Circuit board and manufacturing method thereof
JP2002091020A (en) Method for producing printed wiring board
JPH04181749A (en) Photomask for two-layer tab manufacture use
KR20100096513A (en) Semiconductor package for embedding semiconductor chip and the method for manufacturing the same
JP2006202957A (en) Manufacturing method of printed circuit board with reinforcing plate
JPH0736197A (en) Film for manufacturing printed circuit board
US11637060B2 (en) Wiring board and method of manufacturing the same
KR100332886B1 (en) A method for manufacturing a flex type printed circuit board for packaging simiconductors
JPS61264783A (en) Printed wiring board and manufacture thereof
JP2645516B2 (en) Printed wiring board with eye mark and method of manufacturing the same
JP2630097B2 (en) Method for manufacturing multilayer printed wiring board
JP4010684B2 (en) Circuit board manufacturing method
JP2001053452A (en) Pattern registration system for printed wiring board
JPS6240458Y2 (en)
JP2005189462A (en) Method for manufacturing printed wiring board
CN110797323A (en) COF (chip on film) winding tape and manufacturing method thereof
JPH0627637A (en) Mask structure for flexible circuit board
JP2005142253A (en) Manufacturing method of flexible multilayer printed circuit board
JP2005229008A (en) Printed wiring board and its manufacturing method
JP2004128181A (en) Method of manufacturing multilayer printed wiring board
JPH06140473A (en) Manufacture of bumped tape