JP2001509337A5 - - Google Patents

Download PDF

Info

Publication number
JP2001509337A5
JP2001509337A5 JP1998531759A JP53175998A JP2001509337A5 JP 2001509337 A5 JP2001509337 A5 JP 2001509337A5 JP 1998531759 A JP1998531759 A JP 1998531759A JP 53175998 A JP53175998 A JP 53175998A JP 2001509337 A5 JP2001509337 A5 JP 2001509337A5
Authority
JP
Japan
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1998531759A
Other languages
English (en)
Japanese (ja)
Other versions
JP4014116B2 (ja
JP2001509337A (ja
Filing date
Publication date
Priority claimed from EP97300563A external-priority patent/EP0858168A1/en
Application filed filed Critical
Publication of JP2001509337A publication Critical patent/JP2001509337A/ja
Publication of JP2001509337A5 publication Critical patent/JP2001509337A5/ja
Application granted granted Critical
Publication of JP4014116B2 publication Critical patent/JP4014116B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP53175998A 1997-01-29 1998-01-28 フィールドプログラマブルプロセッサアレイ Expired - Lifetime JP4014116B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
EP97300563.0 1997-01-29
EP97300563A EP0858168A1 (en) 1997-01-29 1997-01-29 Field programmable processor array
PCT/GB1998/000262 WO1998033277A1 (en) 1997-01-29 1998-01-28 Field programmable processor arrays

Related Child Applications (1)

Application Number Title Priority Date Filing Date
JP2007165208A Division JP2007329936A (ja) 1997-01-29 2007-06-22 フィールドプログラマブルプロセッサアレイ

Publications (3)

Publication Number Publication Date
JP2001509337A JP2001509337A (ja) 2001-07-10
JP2001509337A5 true JP2001509337A5 (https=) 2006-03-30
JP4014116B2 JP4014116B2 (ja) 2007-11-28

Family

ID=8229199

Family Applications (2)

Application Number Title Priority Date Filing Date
JP53175998A Expired - Lifetime JP4014116B2 (ja) 1997-01-29 1998-01-28 フィールドプログラマブルプロセッサアレイ
JP2007165208A Withdrawn JP2007329936A (ja) 1997-01-29 2007-06-22 フィールドプログラマブルプロセッサアレイ

Family Applications After (1)

Application Number Title Priority Date Filing Date
JP2007165208A Withdrawn JP2007329936A (ja) 1997-01-29 2007-06-22 フィールドプログラマブルプロセッサアレイ

Country Status (5)

Country Link
US (2) US6252792B1 (https=)
EP (1) EP0858168A1 (https=)
JP (2) JP4014116B2 (https=)
DE (1) DE69812898T2 (https=)
WO (1) WO1998033277A1 (https=)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7266725B2 (en) 2001-09-03 2007-09-04 Pact Xpp Technologies Ag Method for debugging reconfigurable architectures
DE19651075A1 (de) 1996-12-09 1998-06-10 Pact Inf Tech Gmbh Einheit zur Verarbeitung von numerischen und logischen Operationen, zum Einsatz in Prozessoren (CPU's), Mehrrechnersystemen, Datenflußprozessoren (DFP's), digitalen Signal Prozessoren (DSP's) oder dergleichen
DE19654595A1 (de) 1996-12-20 1998-07-02 Pact Inf Tech Gmbh I0- und Speicherbussystem für DFPs sowie Bausteinen mit zwei- oder mehrdimensionaler programmierbaren Zellstrukturen
EP1329816B1 (de) 1996-12-27 2011-06-22 Richter, Thomas Verfahren zum selbständigen dynamischen Umladen von Datenflussprozessoren (DFPs) sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstrukturen (FPGAs, DPGAs, o.dgl.)
EP0858168A1 (en) 1997-01-29 1998-08-12 Hewlett-Packard Company Field programmable processor array
US6542998B1 (en) 1997-02-08 2003-04-01 Pact Gmbh Method of self-synchronization of configurable elements of a programmable module
US8686549B2 (en) 2001-09-03 2014-04-01 Martin Vorbach Reconfigurable elements
DE19861088A1 (de) 1997-12-22 2000-02-10 Pact Inf Tech Gmbh Verfahren zur Reparatur von integrierten Schaltkreisen
US8230411B1 (en) 1999-06-10 2012-07-24 Martin Vorbach Method for interleaving a program over a plurality of cells
EP1061439A1 (en) 1999-06-15 2000-12-20 Hewlett-Packard Company Memory and instructions in computer architecture containing processor and coprocessor
US6600959B1 (en) * 2000-02-04 2003-07-29 International Business Machines Corporation Method and apparatus for implementing microprocessor control logic using dynamic programmable logic arrays
US6756811B2 (en) * 2000-03-10 2004-06-29 Easic Corporation Customizable and programmable cell array
US6331790B1 (en) * 2000-03-10 2001-12-18 Easic Corporation Customizable and programmable cell array
JP2004506261A (ja) 2000-06-13 2004-02-26 ペーアーツェーテー　イクスペーペー　テクノロジーズ　アクチエンゲゼルシャフト パイプラインｃｔプロトコルおよびｃｔ通信
US7383424B1 (en) 2000-06-15 2008-06-03 Hewlett-Packard Development Company, L.P. Computer architecture containing processor and decoupled coprocessor
EP1377919A2 (de) * 2000-07-24 2004-01-07 PACT XPP Technologies AG Integrierter schaltkreis
US8058899B2 (en) 2000-10-06 2011-11-15 Martin Vorbach Logic cell array and bus system
AU2002220600A1 (en) * 2000-10-06 2002-04-15 Pact Informationstechnologie Gmbh Cell system with segmented intermediate cell structure
US7444531B2 (en) 2001-03-05 2008-10-28 Pact Xpp Technologies Ag Methods and devices for treating and processing data
US20070299993A1 (en) * 2001-03-05 2007-12-27 Pact Xpp Technologies Ag Method and Device for Treating and Processing Data
US7581076B2 (en) * 2001-03-05 2009-08-25 Pact Xpp Technologies Ag Methods and devices for treating and/or processing data
US7844796B2 (en) 2001-03-05 2010-11-30 Martin Vorbach Data processing device and method
US9037807B2 (en) 2001-03-05 2015-05-19 Pact Xpp Technologies Ag Processor arrangement on a chip including data processing, memory, and interface elements
JP2004533691A (ja) 2001-06-20 2004-11-04 ペーアーツェーテー　イクスペーペー　テクノロジーズ　アクチエンゲゼルシャフト データを処理するための方法
US7996827B2 (en) 2001-08-16 2011-08-09 Martin Vorbach Method for the translation of programs for reconfigurable architectures
US7434191B2 (en) 2001-09-03 2008-10-07 Pact Xpp Technologies Ag Router
US8686475B2 (en) 2001-09-19 2014-04-01 Pact Xpp Technologies Ag Reconfigurable elements
US7577822B2 (en) 2001-12-14 2009-08-18 Pact Xpp Technologies Ag Parallel task operation in processor and reconfigurable coprocessor configured based on information in link list including termination information for synchronization
WO2003060747A2 (de) 2002-01-19 2003-07-24 Pact Xpp Technologies Ag Reconfigurierbarer prozessor
EP2043000B1 (de) 2002-02-18 2011-12-21 Richter, Thomas Bussysteme und Rekonfigurationsverfahren
US8914590B2 (en) 2002-08-07 2014-12-16 Pact Xpp Technologies Ag Data processing method and device
AU2003286131A1 (en) 2002-08-07 2004-03-19 Pact Xpp Technologies Ag Method and device for processing data
US7657861B2 (en) 2002-08-07 2010-02-02 Pact Xpp Technologies Ag Method and device for processing data
WO2004038599A1 (de) 2002-09-06 2004-05-06 Pact Xpp Technologies Ag Rekonfigurierbare sequenzerstruktur
JP4423953B2 (ja) * 2003-07-09 2010-03-03 株式会社日立製作所 半導体集積回路
JP4700611B2 (ja) 2003-08-28 2011-06-15 ペーアーツェーテー イクスペーペー テクノロジーズ アクチエンゲゼルシャフト データ処理装置およびデータ処理方法
WO2011061099A1 (en) 2004-04-02 2011-05-26 Panasonic Corporation Reset/load and signal distribution network
WO2007082730A1 (de) 2006-01-18 2007-07-26 Pact Xpp Technologies Ag Hardwaredefinitionsverfahren
WO2008028330A1 (en) * 2006-08-31 2008-03-13 Beijing Xizheng Microelectronics Co. Ltd. A programmable interconnect network for logic array
JPWO2010104033A1 (ja) 2009-03-09 2012-09-13 日本電気株式会社 プロセッサ間通信システム及び通信方法、ネットワークスイッチ、及び並列計算システム
EP2326009A1 (en) 2009-11-20 2011-05-25 Panasonic Corporation Reset/load and signal distribution network
EP2328096A1 (en) 2009-11-27 2011-06-01 Panasonic Corporation Route-through in embedded functional units
EP2360601A1 (en) 2010-02-16 2011-08-24 Panasonic Corporation Programmable logic device with custom blocks
EP2367117A1 (en) 2010-03-10 2011-09-21 Panasonic Corporation Heterogeneous routing network
WO2012016597A1 (en) 2010-08-05 2012-02-09 Panasonic Corporation Overridable elements in reconfigurable logic devices
EP2416241A1 (en) 2010-08-06 2012-02-08 Panasonic Corporation Configurable arithmetic logic unit
WO2012059704A1 (en) 2010-11-04 2012-05-10 Panasonic Corporation Signal propagation control in programmable logic devices

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4236204A (en) 1978-03-13 1980-11-25 Motorola, Inc. Instruction set modifier register
US4698751A (en) 1984-07-13 1987-10-06 Ford Aerospace & Communications Corporation Systolic array for solving cyclic loop dependent algorithms
JPS62192094A (ja) 1986-02-18 1987-08-22 Nec Corp Ｅｐｒｏｍ装置
US4775952A (en) 1986-05-29 1988-10-04 General Electric Company Parallel processing system apparatus
US4766566A (en) 1986-08-18 1988-08-23 International Business Machines Corp. Performance enhancement scheme for a RISC type VLSI processor using dual execution units for parallel instruction processing
US5233539A (en) * 1989-08-15 1993-08-03 Advanced Micro Devices, Inc. Programmable gate array with improved interconnect structure, input/output structure and configurable logic block
US5204556A (en) * 1991-05-06 1993-04-20 Lattice Semiconductor Corporation Programmable interconnect structure for logic blocks
US5291431A (en) 1991-06-03 1994-03-01 General Electric Company Array multiplier adapted for tiled layout by silicon compiler
US5208491A (en) * 1992-01-07 1993-05-04 Washington Research Foundation Field programmable gate array
US5498975A (en) * 1992-11-19 1996-03-12 Altera Corporation Implementation of redundancy on a programmable logic device
US5457644A (en) 1993-08-20 1995-10-10 Actel Corporation Field programmable digital signal processing array integrated circuit
WO1995022205A1 (en) * 1994-02-15 1995-08-17 Xilinx, Inc. Tile based architecture for fpga
US5586277A (en) 1994-03-01 1996-12-17 Intel Corporation Method for parallel steering of fixed length fields containing a variable length instruction from an instruction buffer to parallel decoders
GB2289354B (en) 1994-05-03 1997-08-27 Advanced Risc Mach Ltd Multiple instruction set mapping
US5426379A (en) 1994-07-29 1995-06-20 Xilinx, Inc. Field programmable gate array with built-in bitstream data expansion
JPH08185320A (ja) 1994-12-28 1996-07-16 Mitsubishi Electric Corp 半導体集積回路
US5680597A (en) 1995-01-26 1997-10-21 International Business Machines Corporation System with flexible local control for modifying same instruction partially in different processor of a SIMD computer system to execute dissimilar sequences of instructions
US5493239A (en) 1995-01-31 1996-02-20 Motorola, Inc. Circuit and method of configuring a field programmable gate array
US5659785A (en) 1995-02-10 1997-08-19 International Business Machines Corporation Array processor communication architecture with broadcast processor instructions
US5583450A (en) 1995-08-18 1996-12-10 Xilinx, Inc. Sequencer for a time multiplexed programmable logic device
GB9611994D0 (en) 1996-06-07 1996-08-07 Systolix Ltd A field programmable processor
KR100212142B1 (ko) 1996-09-12 1999-08-02 윤종용 매크로 명령기능을 가진 동기식 반도체 메모리장치와 매크로 명령의 저장 및 실행방법
EP0858168A1 (en) 1997-01-29 1998-08-12 Hewlett-Packard Company Field programmable processor array
US5835746A (en) 1997-04-21 1998-11-10 Motorola, Inc. Method and apparatus for fetching and issuing dual-word or multiple instructions in a data processing system
JP3123977B2 (ja) 1998-06-04 2001-01-15 日本電気株式会社 プログラマブル機能ブロック

Similar Documents

Publication Publication Date Title
JP2000509942A5 (https=)
JP2000509637A5 (https=)
JP2000507042A5 (https=)
JP2000509635A5 (https=)
JP2000509912A5 (https=)
JP2000510751A5 (https=)
JP2000509587A5 (https=)
JP2000507369A5 (https=)
JP2000507433A5 (https=)
JP2000508866A5 (https=)
JP2000510793A5 (https=)
JP2000508022A5 (https=)
JP2000508841A5 (https=)
JP2000508680A5 (https=)
JP2000509804A5 (https=)
JP2000509853A5 (https=)
JP2000509755A5 (https=)
JP2000510247A5 (https=)
JP2000510969A5 (https=)
JP2000508836A5 (https=)
JP2000508102A5 (https=)
JP2000509520A5 (https=)
JP2000509818A5 (https=)
JP2000507434A5 (https=)
JP2000508880A5 (https=)