JP2001352463A5 - Video display device - Google Patents

Video display device Download PDF

Info

Publication number
JP2001352463A5
JP2001352463A5 JP2000175550A JP2000175550A JP2001352463A5 JP 2001352463 A5 JP2001352463 A5 JP 2001352463A5 JP 2000175550 A JP2000175550 A JP 2000175550A JP 2000175550 A JP2000175550 A JP 2000175550A JP 2001352463 A5 JP2001352463 A5 JP 2001352463A5
Authority
JP
Japan
Prior art keywords
synchronization
signal
unit
separation processing
output
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000175550A
Other languages
Japanese (ja)
Other versions
JP2001352463A (en
JP3780150B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2000175550A priority Critical patent/JP3780150B2/en
Priority claimed from JP2000175550A external-priority patent/JP3780150B2/en
Publication of JP2001352463A publication Critical patent/JP2001352463A/en
Publication of JP2001352463A5 publication Critical patent/JP2001352463A5/en
Application granted granted Critical
Publication of JP3780150B2 publication Critical patent/JP3780150B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Claims (7)

映像信号と同期信号が合成された入力信号から同期信号を分離して出力する同期分離処理装置を備えた映像表示装置において、前記同期分離処理装置は、
第1の映像信号と第1の同期信号を含む第1の入力信号が供給され、該第1の入力信号から前記第1の同期信号を分離して出力する第一の同期分離処理部と、
第2の映像信号と前記第1の同期信号と異なる周波数を持つ第2の同期信号とを含む第2の入力信号が供給され、該第2の入力信号から前記第2の同期信号を分離して出力する第二の同期分離処理部と、
前記第一及び/または第二の同期分離処理部から出力された前記第1及び/または第2の同期信号の状態を検出する検出部と、
前記第一及び第二の同期分離処理部から出力された前記第1及び第2の同期信号のいずれか一つを選択して出力するの切換部と、
前記検出部からの検出結果に応じて、前記第1及び第2の同期信号のいずれかを得るように前記切換部を制御する制御部、
とを備えることを特徴とする映像表示装置。
In video display device provided with synchronous separation processor you output separates the synchronizing signal from an input signal the video signal and the synchronizing signal is synthesized, the synchronous separation processor,
A first synchronization separation processing unit which is supplied with a first input signal including a first video signal and a first synchronization signal, and separates and outputs the first synchronization signal from the first input signal ;
A second input signal comprising a second video signal and a second synchronization signal having a frequency different from the first synchronization signal is provided to separate the second synchronization signal from the second input signal. a second sync separation processing unit for outputting Te,
A detection unit that detects the state of the first and / or second synchronization signal output from the first and / or second synchronization separation processing unit ;
A switching unit for selecting and outputting any one of the first and second synchronization signals output from the first and second synchronization separation processing units;
A control unit configured to control the switching unit to obtain one of the first and second synchronization signals according to a detection result from the detection unit;
And an image display apparatus characterized by comprising:
第1の入力信号から第1の同期信号を分離して出力する第一の同期分離処理部と、第2の入力信号から第2の同期信号を分離して出力する第二の同期分離処理部と、前記第一及び/または周波数を検出する検出部と、前記の同期分離処理部から出力された第1の同期信号、または前記第二の同期分離処理部から出力された前記第2の同期信号を切り換えて出力する切換部と、前記検出部からの検出結果を受けて前記切換部が第1及び第2の同期信号のいずれかを出力するように該切換部を制御する制御部とを備えることを特徴とする映像表示装置。 A first synchronization separation processing unit that separates and outputs a first synchronization signal from a first input signal, and a second synchronization separation processing unit that separates and outputs a second synchronization signal from a second input signal A detection unit for detecting the first and / or frequency, a first synchronization signal output from the synchronization separation processing unit, or the second synchronization output from the second synchronization separation processing unit A switching unit that switches and outputs a signal, and a control unit that controls the switching unit to output one of the first and second synchronization signals in response to a detection result from the detection unit; video display apparatus comprising: a. 前記検出部は、前記第一の同期分離によって分離された第1の同期信号の状態を検出する第一の検出部と、前記第二の同期分離によって分離された第2の同期信号の状態を検出する第二の検出部とを含むことを特徴とする請求項に記載の映像表示装置。Wherein the detection unit includes a first detector for detecting the state of the first synchronizing signal separated by said first sync separator unit, of the second synchronizing signal separated by the second synchronous separation unit The image display apparatus according to claim 1 , further comprising: a second detection unit that detects a state. 記検出部は、前記同期信号の状態として、該同期信号の周波数を検出することを特徴とする請求項1に記載の映像表示装置。Before dangerous out portion, as the state before Symbol synchronization signal, the image display device according to claim 1, characterized in that detecting the frequency of the synchronizing signal. 前記制御部は、前記検出部によって検出された同期信号の周波数が前記第1の同期信号の周波数と等しい場合に、前記第一の同期分離処理部から出力された第1の同期信号を出力するように前記切換部を制御し、前記検出部によって検出された同期信号の周波数が前記第2の同期信号の周波数と等しい場合に、前記第二の同期分離処理部から出力された第2の同期信号を出力するように前記切換部を制御することを特徴とする請求項4に記載の映像表示装置。The control unit outputs the first synchronization signal output from the first synchronization separation processing unit when the frequency of the synchronization signal detected by the detection unit is equal to the frequency of the first synchronization signal. And controlling the switching unit, and the second synchronization output from the second synchronization separation processing unit when the frequency of the synchronization signal detected by the detection unit is equal to the frequency of the second synchronization signal. 5. The video display device according to claim 4, wherein the switching unit is controlled to output a signal. 前記制御部は、更に、前記切換部から出力された同期信号を入力して動作する信号処理回路もしくは偏向回路をも制御することを特徴とする請求項1または2に記載の映像表示理装置。3. The image display apparatus according to claim 1, wherein the control unit further controls a signal processing circuit or a deflection circuit which operates by receiving a synchronization signal output from the switching unit. 前記第一及び第二の同期分離処理部は、各々異なる同期分離処理特性を具備することを特徴とする請求項1または2に記載の同期分離処理装置。3. The synchronization separation processing apparatus according to claim 1, wherein the first and second synchronization separation processing units have different synchronization separation processing characteristics.
JP2000175550A 2000-06-07 2000-06-07 Video display device Expired - Lifetime JP3780150B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000175550A JP3780150B2 (en) 2000-06-07 2000-06-07 Video display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000175550A JP3780150B2 (en) 2000-06-07 2000-06-07 Video display device

Publications (3)

Publication Number Publication Date
JP2001352463A JP2001352463A (en) 2001-12-21
JP2001352463A5 true JP2001352463A5 (en) 2005-05-19
JP3780150B2 JP3780150B2 (en) 2006-05-31

Family

ID=18677412

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000175550A Expired - Lifetime JP3780150B2 (en) 2000-06-07 2000-06-07 Video display device

Country Status (1)

Country Link
JP (1) JP3780150B2 (en)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20030082279A (en) * 2002-04-17 2003-10-22 엘지전자 주식회사 multi-output system using variable clock
US8319894B2 (en) 2006-02-09 2012-11-27 Canon Kabushiki Kaisha Display apparatus capable of discriminating the type of input signal from different signals
JP5656337B2 (en) * 2006-02-09 2015-01-21 キヤノン株式会社 Display device

Similar Documents

Publication Publication Date Title
EP1161086A3 (en) Display system with single/dual image modes
JP2001352463A5 (en) Video display device
JP2009253539A (en) Vertical synchronization controller
JP3780150B2 (en) Video display device
JPH04287488A (en) Cctv system
KR0162305B1 (en) Noise bar removing circuit
KR0166742B1 (en) Image signal management apparatus
KR960004128B1 (en) Clamping signal automatic-switching circuit by composite sync. signal detection
JP2542970B2 (en) Image display controller
JP3230687B2 (en) D2 standard video adjustment device
JPH05347733A (en) Method and device for pip image processing
KR950010391Y1 (en) Sound/ video signal mode converting circuit of specific address in tv
KR950035304A (en) Phase Synchronization Circuit of Television Receiver
JP4374940B2 (en) Sync signal processing circuit
KR20040016617A (en) Cathode ray tube for processing digital signal and analog signal
KR960033098A (en) Aspect Ratio Control Display Device and Method
KR20000010954U (en) Free input device of audio / video system
KR910017857A (en) Display control method
JP2680737B2 (en) Image display control device
KR970057293A (en) Sub picture reproducing device according to weak signal detection of TV with PIP function
JPH02217085A (en) Television image receiver including teletext receiver
KR970019457A (en) OSD character position change control device by subtitle display on television
KR970057164A (en) Full OSD display information blanking device for television
KR980007724A (en) Superimposition Device and Method of Imaging Equipment
JPH05103279A (en) Master screen display video device