JP2001293564A - Arc welding machine or plasma cutter - Google Patents

Arc welding machine or plasma cutter

Info

Publication number
JP2001293564A
JP2001293564A JP2000109359A JP2000109359A JP2001293564A JP 2001293564 A JP2001293564 A JP 2001293564A JP 2000109359 A JP2000109359 A JP 2000109359A JP 2000109359 A JP2000109359 A JP 2000109359A JP 2001293564 A JP2001293564 A JP 2001293564A
Authority
JP
Japan
Prior art keywords
pulse transformer
power semiconductor
reverse bias
capacitor
bias voltage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000109359A
Other languages
Japanese (ja)
Other versions
JP4006920B2 (en
Inventor
Norikazu Osaki
憲和 大崎
Akihiko Kitajima
明彦 北島
康司 ▲濱▼本
Yasushi Hamamoto
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2000109359A priority Critical patent/JP4006920B2/en
Publication of JP2001293564A publication Critical patent/JP2001293564A/en
Application granted granted Critical
Publication of JP4006920B2 publication Critical patent/JP4006920B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Landscapes

  • Power Conversion In General (AREA)
  • Generation Of Surge Voltage And Current (AREA)
  • Arc Welding In General (AREA)
  • Arc Welding Control (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a driving circuit by which a reverse bias can be applied with a simple constitution to a power semiconductor by a pulse transformer with no intermediate terminal in a secondary winding. SOLUTION: This is a power semiconductor driving circuit equipped with the pulse transformer with no intermediate terminal in the secondary winding, a capacitor for the reverse bias and a Zener diode connected to the capacitor in parallel.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、出力制御を行うパ
ワー半導体と駆動回路を搭載したアーク溶接機およびプ
ラズマ切断機に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to an arc welding machine and a plasma cutting machine equipped with a power semiconductor for performing output control and a drive circuit.

【0002】[0002]

【従来の技術】一般に、アーク溶接機やプラズマ切断機
では、出力制御を行うためのパワー半導体が備えられて
おり、特に近年、機器の小型化のために、従来のバイポ
ーラ型トランジスタに代わりIGBTやMOS FET
等の高速スイッチング用のパワー半導体を用いたインバ
ータ制御方式が主流となっている。
2. Description of the Related Art Generally, an arc welding machine or a plasma cutting machine is provided with a power semiconductor for controlling output. In particular, in recent years, in order to reduce the size of equipment, an IGBT or a conventional bipolar transistor has been used instead of a conventional bipolar transistor. MOS FET
Inverter control methods using power semiconductors for high-speed switching such as those described above have become mainstream.

【0003】これらIGBTやMOS FETを出力制
御に使用する溶接機や切断機では、IGBTやMOS
FETが電圧駆動型スイッチング素子であるためゲート
駆動の平均電力も小さくて良いため、パルストランスを
用いた駆動回路が備えられていることが多い。
[0003] In a welding machine or a cutting machine using these IGBTs or MOS FETs for output control, IGBTs or MOS FETs are used.
Since the FET is a voltage-driven switching element, the average power of the gate drive can be small. Therefore, a drive circuit using a pulse transformer is often provided.

【0004】バイポーラ型トランジスタ用の駆動回路が
各々の駆動回路ごとに独立した電源回路が必要であるの
に対して、パルストランス方式の駆動回路ではゲート駆
動用の信号伝達と電力電送をパルストランスが兼ねてい
るため、独立した電源は不要であり回路の簡素化が図れ
る。
While a drive circuit for a bipolar transistor requires an independent power supply circuit for each drive circuit, a pulse transformer drive circuit uses a pulse transformer for signal transmission and power transmission for gate drive. Since they also serve, an independent power supply is not required, and the circuit can be simplified.

【0005】パルストランス方式の駆動回路は広く実用
化されており、駆動OFF信号時の逆バイアス用電圧回
路を備えた駆動回路等が提案されている。
[0005] A drive circuit of a pulse transformer type has been widely put into practical use, and a drive circuit having a reverse bias voltage circuit at the time of a drive OFF signal has been proposed.

【0006】以下、従来のパルストランス方式駆動回路
を備えた溶接機について、図面2を参照しながら説明す
る。
A conventional welding machine equipped with a pulse transformer type driving circuit will be described below with reference to FIG.

【0007】溶接機や切断機は、通常、数kHz〜10
0kHz程度のインバータ周波数にてIGBTやMOS
FET等のパワー半導体の導通幅を制御することによ
り、定電流特性や定電圧特性を得ている。このパワー半
導体の駆動回路部分を抜き出したものが図面2に示す構
成である。
[0007] The welding machine and the cutting machine are usually several kHz to 10 kHz.
IGBT and MOS at inverter frequency of about 0kHz
By controlling the conduction width of a power semiconductor such as an FET, constant current characteristics and constant voltage characteristics are obtained. FIG. 2 shows a configuration in which the drive circuit portion of the power semiconductor is extracted.

【0008】図2において、1は駆動信号発生回路、2
はパルストランス駆動用スイッチング素子、3は二次側
に逆バイアス用の中間端子を有するパルストランス、4
はパワー半導体にゲート駆動用順バイアス電圧を与える
整流素子、5はゲート抵抗、6はパワー半導体に逆バイ
アス電圧を与えるスイッチング素子、7は逆バイアス用
電圧源となるコンデンサ、8はコンデンサ7に逆バイア
ス電圧を充電するための整流素子、9は逆バイアス電圧
充電用制限抵抗、10および11はスイッチング素子6
を駆動信号OFF期間中に導通させるためのパルストラ
ンス逆起電圧回生回路を構成するもので、10は整流素
子、11は抵抗、12は溶接機やプラズマ切断機の出力
制御を行うためのパワー半導体である。
In FIG. 2, reference numeral 1 denotes a drive signal generation circuit;
Is a switching element for driving a pulse transformer, 3 is a pulse transformer having an intermediate terminal for reverse bias on the secondary side,
Is a rectifying element for applying a forward bias voltage for gate drive to the power semiconductor, 5 is a gate resistor, 6 is a switching element for applying a reverse bias voltage to the power semiconductor, 7 is a capacitor serving as a reverse bias voltage source, and 8 is a reverse A rectifying element for charging a bias voltage, 9 is a limiting resistor for charging a reverse bias voltage, and 10 and 11 are switching elements 6
Constitutes a pulse transformer back electromotive force regenerative circuit for conducting the drive signal during the drive signal OFF period, 10 is a rectifying element, 11 is a resistor, and 12 is a power semiconductor for controlling the output of a welding machine or a plasma cutting machine. It is.

【0009】以上のように構成されたパワー半導体用駆
動回路について、その動作を以下に説明する。
The operation of the power semiconductor drive circuit configured as described above will be described below.

【0010】駆動信号発生回路1から出力されたON信
号により、パルストランス駆動用スイッチング素子2が
パルストランス3の一次巻線に駆動電圧を印加する。駆
動信号ON期間中は、パルストランス3の二次巻線には
パワー半導体に供給される順バイアス電圧が誘起されて
おり、この順バイアス電圧がゲート抵抗5と整流素子4
およびコンデンサ7を通してパワー半導体12のゲート
に印加されパワー半導体12が導通する。また、この
時、パルストランス二次巻線の逆バイアス充電用中間端
子から制限抵抗9、整流素子8を通してコンデンサ7に
逆バイアス用の電圧が充電される。
The pulse transformer driving switching element 2 applies a drive voltage to the primary winding of the pulse transformer 3 according to the ON signal output from the drive signal generation circuit 1. During the drive signal ON period, a forward bias voltage supplied to the power semiconductor is induced in the secondary winding of the pulse transformer 3, and this forward bias voltage is applied to the gate resistor 5 and the rectifier 4.
The voltage is applied to the gate of the power semiconductor 12 through the capacitor 7 and the power semiconductor 12 is turned on. At this time, the capacitor 7 is charged with a reverse bias voltage from the reverse bias charging intermediate terminal of the pulse transformer secondary winding through the limiting resistor 9 and the rectifying element 8.

【0011】駆動信号発生回路1からOFF信号が出力
されるとスイッチング素子2がOFFし、パルストラン
ス一次巻線への電圧は解除され、パルストランス二次巻
線には逆起電圧が誘起される。この逆起電圧は抵抗1
1、整流素子10を通して回生され、この時、スイッチ
ング素子6は導通し、コンデンサ7に充電された電圧を
パワー半導体12のゲートに逆バイアス電圧として供給
する。これにより、パワー半導体12はゲートに蓄積さ
れた電荷をより急速に放電しOFF速度を上げることが
できる。
When an OFF signal is output from the drive signal generating circuit 1, the switching element 2 is turned off, the voltage applied to the primary winding of the pulse transformer is released, and a counter electromotive voltage is induced in the secondary winding of the pulse transformer. . This back electromotive voltage is the resistance 1
1. Regeneration is performed through the rectifier element 10. At this time, the switching element 6 conducts and supplies the voltage charged in the capacitor 7 to the gate of the power semiconductor 12 as a reverse bias voltage. As a result, the power semiconductor 12 can discharge the charge stored in the gate more rapidly, and can increase the OFF speed.

【0012】[0012]

【発明が解決しようとする課題】しかしながら上記のよ
うな従来の駆動回路では、逆バイアス用の二次側中間端
子を備えたパルストランスを使用する必要があり、パル
ストランスを専用設計品とせねばならず、また、回路構
成も複雑になるという問題点を有していた。
However, in the above-mentioned conventional drive circuit, it is necessary to use a pulse transformer having a secondary intermediate terminal for reverse bias, and the pulse transformer must be a specially designed product. And the circuit configuration becomes complicated.

【0013】本発明は、上記従来の問題点を解決するも
ので、二次側巻線に中間端子を備えない一般的なパルス
トランスを用いて、逆バイアス回路を有する駆動回路を
構成すると共に、回路の簡素化も実現することができる
駆動回路を提供する。
SUMMARY OF THE INVENTION The present invention solves the above-mentioned conventional problems. A drive circuit having a reverse bias circuit is constituted by using a general pulse transformer having no intermediate terminal on a secondary winding. Provided is a driver circuit which can realize simplification of a circuit.

【0014】[0014]

【課題を解決するための手段】上記課題を解決するため
請求項1に記載の本発明は、アーク溶接機において、パ
ルストランスの一次巻線に接続されパルストランスを駆
動するスイッチング素子と、前記パルストランスの二次
側から順バイアス電圧をパワー半導体のゲートに印加す
る整流素子と、前記パルストランス二次側回路に直列接
続され順バイアス期間中に逆バイアス用電圧が充電され
るコンデンサと、前記コンデンサの充電電圧を制限する
ためにコンデンサに並列接続されるツェナーダイオード
と、前記コンデンサの充電電圧をパワー半導体に逆バイ
アス電圧としてゲートOFF期間中に印加する逆バイア
ス用スイッチング素子を設けたパワー半導体駆動回路を
有することを特徴とする。
According to the present invention, there is provided an arc welding machine, comprising: a switching element connected to a primary winding of a pulse transformer for driving the pulse transformer; A rectifying element for applying a forward bias voltage to the gate of the power semiconductor from the secondary side of the transformer; a capacitor connected in series to the pulse transformer secondary side circuit and charged with a reverse bias voltage during a forward bias period; Power semiconductor drive circuit provided with a Zener diode connected in parallel with a capacitor to limit the charging voltage of the power semiconductor, and a reverse bias switching element for applying the charging voltage of the capacitor to the power semiconductor as a reverse bias voltage during a gate OFF period It is characterized by having.

【0015】また、請求項2に記載の本発明は、プラズ
マ切断機において、請求項1に記載するパワー半導体駆
動回路を有することを特徴とする。
According to a second aspect of the present invention, there is provided a plasma cutting machine comprising the power semiconductor drive circuit according to the first aspect.

【0016】[0016]

【発明の実施の形態】本発明の請求項1に記載の発明と
請求項2に記載の発明は、同一構成のパワー半導体駆動
回路を請求項1ではアーク溶接機に搭載した構成、請求
項2ではプラズマ切断機に搭載した構成であり、ともに
同様の作用を奏するため、本発明の実施の形態の説明は
アーク溶接機について行う。
DESCRIPTION OF THE PREFERRED EMBODIMENTS In the first and second aspects of the present invention, a power semiconductor drive circuit having the same configuration is mounted on an arc welding machine in the first aspect. In this example, the present invention is mounted on a plasma cutting machine, and has the same function. Therefore, the embodiment of the present invention will be described with reference to an arc welding machine.

【0017】以下、本発明の実施の形態を示すアーク溶
接機について、図面を参照しながら具体的に説明する。
Hereinafter, an arc welding machine according to an embodiment of the present invention will be specifically described with reference to the drawings.

【0018】図1は本発明の実施の形態におけるアーク
溶接機のパワー半導体駆動回路構成を示す回路図であ
る。
FIG. 1 is a circuit diagram showing a power semiconductor drive circuit configuration of an arc welding machine according to an embodiment of the present invention.

【0019】図1において、1は駆動信号発生回路、2
はパルストランス駆動用スイッチング素子、13は二次
巻線に中間端子を備えないパルストランス、4はパワー
半導体にゲート駆動用順バイアス電圧を与える整流素
子、5はゲート抵抗、6はパワー半導体に逆バイアス電
圧を与えるスイッチング素子、7は逆バイアス用電圧源
となるコンデンサ、14はコンデンサ7に充電される逆
バイアス電圧値を決定するツェナーダイオード、10お
よび11はスイッチング素子6を駆動信号OFF期間中
に導通させるためのパルストランス逆起電圧回生回路を
構成し、10は整流素子、11は抵抗、12は溶接機や
プラズマ切断機の出力制御を行うためのパワー半導体で
ある。
In FIG. 1, reference numeral 1 denotes a drive signal generation circuit;
Is a switching element for driving a pulse transformer, 13 is a pulse transformer having no intermediate terminal in the secondary winding, 4 is a rectifying element for applying a forward bias voltage for gate driving to the power semiconductor, 5 is a gate resistor, and 6 is reverse to the power semiconductor. A switching element for applying a bias voltage, 7 is a capacitor serving as a reverse bias voltage source, 14 is a Zener diode for determining a reverse bias voltage value charged in the capacitor 7, and 10 and 11 are switches for switching the switching element 6 during the drive signal OFF period. A pulse transformer back electromotive force regenerative circuit for conducting is constituted, 10 is a rectifying element, 11 is a resistor, and 12 is a power semiconductor for controlling the output of a welding machine or a plasma cutting machine.

【0020】以上のように構成されたパワー半導体用駆
動回路について、その動作を以下に説明する。
The operation of the power semiconductor drive circuit configured as described above will be described below.

【0021】駆動信号発生回路1から出力されたON信
号により、パルストランス駆動用スイッチング素子2が
パルストランス3の一次巻線に駆動電圧を印加する。駆
動信号ON期間中は、パルストランス3の二次巻線には
パワー半導体に供給される順バイアス電圧が誘起されて
おり、この順バイアス電圧がゲート抵抗5と整流素子4
およびコンデンサ7を通してパワー半導体12のゲート
に印加されパワー半導体12が導通する。また、この
時、順バイアスによるバイアス電流によりコンデンサ7
に逆バイアス用の電圧が充電され、この充電電圧はツェ
ナーダイオード14によって決まる電圧レベルにクラン
プされる。
The pulse transformer driving switching element 2 applies a drive voltage to the primary winding of the pulse transformer 3 according to the ON signal output from the drive signal generation circuit 1. During the drive signal ON period, a forward bias voltage supplied to the power semiconductor is induced in the secondary winding of the pulse transformer 3, and this forward bias voltage is applied to the gate resistor 5 and the rectifier 4.
The voltage is applied to the gate of the power semiconductor 12 through the capacitor 7 and the power semiconductor 12 is turned on. Also, at this time, the capacitor 7
Is charged with a reverse bias voltage, and the charged voltage is clamped to a voltage level determined by the Zener diode 14.

【0022】駆動信号発生回路1からOFF信号が出力
されるとスイッチング素子2がOFFし、パルストラン
ス一次巻線への電圧は解除され、パルストランス二次巻
線には逆起電圧が誘起される。この逆起電圧は抵抗1
1、整流素子10を通して回生され、この時、スイッチ
ング素子6は導通し、コンデンサ7に充電された電圧を
パワー半導体12のゲートに逆バイアス電圧として供給
する。これにより、パワー半導体12はゲートに蓄積さ
れた電荷をより急速に放電しOFF速度を上げることが
できる。
When an OFF signal is output from the drive signal generating circuit 1, the switching element 2 is turned off, the voltage applied to the primary winding of the pulse transformer is released, and a counter electromotive voltage is induced in the secondary winding of the pulse transformer. . This back electromotive voltage is the resistance 1
1. Regeneration is performed through the rectifier element 10. At this time, the switching element 6 conducts and supplies the voltage charged in the capacitor 7 to the gate of the power semiconductor 12 as a reverse bias voltage. As a result, the power semiconductor 12 can discharge the charge stored in the gate more rapidly, and can increase the OFF speed.

【0023】すなわち、本構成を用いれば、溶接機や切
断機において、二次側巻線に中間端子を備えない一般的
なパルストランスを用いて、逆バイアス回路を有するパ
ワー半導体駆動回路を構成すると共に、回路の簡素化も
実現することができる。
That is, if this configuration is used, a power semiconductor drive circuit having a reverse bias circuit is constructed using a general pulse transformer having no intermediate terminal in the secondary winding in a welding machine or a cutting machine. At the same time, the circuit can be simplified.

【0024】なお、上述した逆バイアス回路を有するパ
ワー半導体駆動回路を用いることによって、プラズマ切
断機においても同様の作用・効果が得られる。
By using the power semiconductor drive circuit having the above-described reverse bias circuit, the same operation and effect can be obtained in the plasma cutting machine.

【0025】[0025]

【発明の効果】以上のように本発明によれば、アーク溶
接機において、二次側巻線に中間端子を備えない一般的
なパルストランスを用いて、逆バイアス回路を有するパ
ワー半導体駆動回路を構成すると共に、回路の簡素化も
実現することができる。
As described above, according to the present invention, in an arc welding machine, a power semiconductor drive circuit having a reverse bias circuit using a general pulse transformer having no intermediate terminal in the secondary winding is used. The configuration and simplification of the circuit can be realized.

【0026】また、プラズマ切断機において、二次側巻
線に中間端子を備えない一般的なパルストランスを用い
て、逆バイアス回路を有するパワー半導体駆動回路を構
成すると共に、回路の簡素化も実現することができる。
In the plasma cutting machine, a power semiconductor drive circuit having a reverse bias circuit is formed by using a general pulse transformer having no intermediate terminal on the secondary winding, and the circuit is simplified. can do.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の実施の形態におけるアーク溶接機用パ
ワー半導体駆動回路構成を示す回路図
FIG. 1 is a circuit diagram showing a configuration of a power semiconductor drive circuit for an arc welding machine according to an embodiment of the present invention.

【図2】従来の溶接機用パワー半導体駆動回路構成を示
す回路図
FIG. 2 is a circuit diagram showing a configuration of a conventional power semiconductor drive circuit for a welding machine.

【符号の説明】[Explanation of symbols]

1 駆動信号発生回路 2 パルストランス駆動用スイッチング素子 3 二次側に逆バイアス用の中間端子を有するパルス
トランス 4 整流素子 5 ゲート抵抗 6 逆バイアス用スイッチング素子 7 逆バイアス用電圧源となるコンデンサ 8 整流素子 9 制限抵抗 10 整流素子 11 抵抗 12 パワー半導体 13 二次巻線に中間端子を備えないパルストランス 14 逆バイアス電圧値を決定するツェナーダイオード
REFERENCE SIGNS LIST 1 drive signal generating circuit 2 pulse transformer driving switching element 3 pulse transformer having intermediate terminal for reverse bias on secondary side 4 rectifier 5 gate resistor 6 reverse bias switching element 7 capacitor serving as reverse bias voltage source 8 rectification Element 9 Limiting resistance 10 Rectifier element 11 Resistance 12 Power semiconductor 13 Pulse transformer without secondary winding intermediate terminal 14 Zener diode for determining reverse bias voltage value

───────────────────────────────────────────────────── フロントページの続き (72)発明者 ▲濱▼本 康司 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 4E001 AA01 BA04 DE04 4E082 DA01 EA20 EE08 EF02 EF07 5H740 BA11 BC01 BC02 HH07 JA01 JB02 KK03 5H790 BA03 EA01 EA02 EA15  ────────────────────────────────────────────────── ─── Continuing from the front page (72) Inventor ▲ Hama ▼ Koji Moto 1006 Kadoma, Kadoma, Osaka Prefecture Matsushita Electric Industrial Co., Ltd. F term (reference) 4E001 AA01 BA04 DE04 4E082 DA01 EA20 EE08 EF02 EF07 5H740 BA11 BC01 BC02 HH07 JA01 JB02 KK03 5H790 BA03 EA01 EA02 EA15

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 パルストランスの一次巻線に接続されパ
ルストランスを駆動するスイッチング素子と、前記パル
ストランスの二次側から順バイアス電圧をパワー半導体
のゲートに印加する整流素子と、前記パルストランス二
次側回路に直列接続され順バイアス期間中に逆バイアス
用電圧が充電されるコンデンサと、前記コンデンサの充
電電圧を制限するためにコンデンサに並列接続されるツ
ェナーダイオードと、前記コンデンサの充電電圧をパワ
ー半導体に逆バイアス電圧としてゲートOFF期間中に
印加する逆バイアス用スイッチング素子を設けたパワー
半導体駆動回路を有するアーク溶接機。
A switching element connected to a primary winding of a pulse transformer for driving the pulse transformer; a rectifying element for applying a forward bias voltage to a gate of a power semiconductor from a secondary side of the pulse transformer; A capacitor connected in series to the secondary circuit and charged with a reverse bias voltage during a forward bias period; a zener diode connected in parallel with the capacitor to limit the charging voltage of the capacitor; An arc welding machine having a power semiconductor drive circuit provided with a reverse bias switching element for applying a reverse bias voltage to a semiconductor during a gate OFF period.
【請求項2】 パルストランスの一次巻線に接続されパ
ルストランスを駆動するスイッチング素子と、前記パル
ストランスの二次側から順バイアス電圧をパワー半導体
のゲートに印加する整流素子と、前記パルストランス二
次側回路に直列接続され順バイアス期間中に逆バイアス
用電圧が充電されるコンデンサと、前記コンデンサの充
電電圧を制限するためにコンデンサに並列接続されるツ
ェナーダイオードと、前記コンデンサの充電電圧をパワ
ー半導体に逆バイアス電圧としてゲートOFF期間中に
印加する逆バイアス用スイッチング素子を設けたパワー
半導体駆動回路を有するプラズマ切断機。
A switching element connected to a primary winding of the pulse transformer for driving the pulse transformer; a rectifying element for applying a forward bias voltage from a secondary side of the pulse transformer to a gate of a power semiconductor; A capacitor connected in series to the secondary circuit and charged with a reverse bias voltage during a forward bias period; a zener diode connected in parallel with the capacitor to limit the charging voltage of the capacitor; A plasma cutting machine having a power semiconductor drive circuit provided with a reverse bias switching element for applying a reverse bias voltage to a semiconductor during a gate OFF period.
JP2000109359A 2000-04-11 2000-04-11 Arc welding machine or plasma cutting machine Expired - Fee Related JP4006920B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000109359A JP4006920B2 (en) 2000-04-11 2000-04-11 Arc welding machine or plasma cutting machine

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000109359A JP4006920B2 (en) 2000-04-11 2000-04-11 Arc welding machine or plasma cutting machine

Publications (2)

Publication Number Publication Date
JP2001293564A true JP2001293564A (en) 2001-10-23
JP4006920B2 JP4006920B2 (en) 2007-11-14

Family

ID=18622064

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000109359A Expired - Fee Related JP4006920B2 (en) 2000-04-11 2000-04-11 Arc welding machine or plasma cutting machine

Country Status (1)

Country Link
JP (1) JP4006920B2 (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006191747A (en) * 2005-01-06 2006-07-20 Torai Eng:Kk Switching circuit
JP2011024323A (en) * 2009-07-15 2011-02-03 Fuji Electric Systems Co Ltd Gate drive circuit, power conversion circuit, and gate drive method
CN108429435A (en) * 2018-05-10 2018-08-21 佛山职业技术学院 A kind of MOSFET isolated drive circuits

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006191747A (en) * 2005-01-06 2006-07-20 Torai Eng:Kk Switching circuit
JP4676765B2 (en) * 2005-01-06 2011-04-27 株式会社トライエンジニアリング Switching circuit
JP2011024323A (en) * 2009-07-15 2011-02-03 Fuji Electric Systems Co Ltd Gate drive circuit, power conversion circuit, and gate drive method
CN108429435A (en) * 2018-05-10 2018-08-21 佛山职业技术学院 A kind of MOSFET isolated drive circuits

Also Published As

Publication number Publication date
JP4006920B2 (en) 2007-11-14

Similar Documents

Publication Publication Date Title
JP3288281B2 (en) DC power supply
JP4003833B2 (en) Driving circuit for electric field control type semiconductor device
JP2001293564A (en) Arc welding machine or plasma cutter
US4605865A (en) Input drive apparatus for power transistor
JP3261911B2 (en) Snubber circuit of semiconductor device
JPH06261535A (en) Drive circuit
JP2009159696A (en) Switching power supply device
JP3756353B2 (en) Semiconductor device drive circuit
JPH10136646A (en) Synchronous rectifier
JPH06343291A (en) Counter-electromotive force removing device for motor using mos -fet
JPS608656B2 (en) GTO gate circuit
JP3216432B2 (en) Power converter
JPH0965650A (en) Dc-dc converter
JPH0633714Y2 (en) Insulated gate type power semiconductor device high frequency drive circuit
JPH1014246A (en) Inrush-current preventing circuit
JPH11206118A (en) Synchronous rectifying circuit and forward converter power unit
JP4784018B2 (en) Semiconductor switch gate drive circuit
JPS6213733Y2 (en)
KR970001898Y1 (en) Apparatus for providing electric power
JPS5910166A (en) Triple voltage booster circuit
KR910007048Y1 (en) Base driving circuit of main switching tr
JP2006333643A (en) Gate circuit of voltage driving transistor
JPH0239721A (en) Driving circuit for semiconductor element for insulated gate type power
JPH05174988A (en) Drive circuit for strobe device
JPH0134715B2 (en)

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041224

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050630

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070713

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070807

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070820

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100907

Year of fee payment: 3

R151 Written notification of patent or utility model registration

Ref document number: 4006920

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R151

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100907

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110907

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120907

Year of fee payment: 5

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130907

Year of fee payment: 6

LAPS Cancellation because of no payment of annual fees