JP2001230671A - カウントダウン/アップ回路及びアナログディジタル変換方法 - Google Patents

カウントダウン/アップ回路及びアナログディジタル変換方法

Info

Publication number
JP2001230671A
JP2001230671A JP2000298178A JP2000298178A JP2001230671A JP 2001230671 A JP2001230671 A JP 2001230671A JP 2000298178 A JP2000298178 A JP 2000298178A JP 2000298178 A JP2000298178 A JP 2000298178A JP 2001230671 A JP2001230671 A JP 2001230671A
Authority
JP
Japan
Prior art keywords
neuron
spike
neurons
state
analog
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Ceased
Application number
JP2000298178A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001230671A5 (enExample
Inventor
Rahul Sarpeshkar
サープシュカー ラウール
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nokia of America Corp
Original Assignee
Lucent Technologies Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Lucent Technologies Inc filed Critical Lucent Technologies Inc
Publication of JP2001230671A publication Critical patent/JP2001230671A/ja
Publication of JP2001230671A5 publication Critical patent/JP2001230671A5/ja
Ceased legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/14Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit
    • H03M1/16Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps
    • H03M1/164Conversion in steps with each step involving the same or a different conversion means and delivering more than one bit with scale factor modification, i.e. by changing the amplification between the steps the steps being performed sequentially in series-connected stages
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/60Analogue/digital converters with intermediate conversion to frequency of pulses

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
JP2000298178A 1999-09-29 2000-09-29 カウントダウン/アップ回路及びアナログディジタル変換方法 Ceased JP2001230671A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/408,379 US6262678B1 (en) 1999-09-29 1999-09-29 Current-mode spike-based analog-to-digital conversion
US09/408379 1999-09-29

Publications (2)

Publication Number Publication Date
JP2001230671A true JP2001230671A (ja) 2001-08-24
JP2001230671A5 JP2001230671A5 (enExample) 2007-11-08

Family

ID=23616058

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000298178A Ceased JP2001230671A (ja) 1999-09-29 2000-09-29 カウントダウン/アップ回路及びアナログディジタル変換方法

Country Status (4)

Country Link
US (1) US6262678B1 (enExample)
EP (1) EP1089436B1 (enExample)
JP (1) JP2001230671A (enExample)
DE (1) DE60024030T2 (enExample)

Families Citing this family (26)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6377194B1 (en) * 1998-09-29 2002-04-23 California Institute Of Technology Analog computation device using separated analog signals, each having a specified amount of resolution, and signal restoration devices
US20030028353A1 (en) * 2001-08-06 2003-02-06 Brian Gventer Production pattern-recognition artificial neural net (ANN) with event-response expert system (ES)--yieldshieldTM
SE0203548D0 (sv) * 2002-12-02 2002-12-02 Biacore Ab Method of determining site-specificity and kit therefor
US8990133B1 (en) 2012-12-20 2015-03-24 Brain Corporation Apparatus and methods for state-dependent learning in spiking neuron networks
US9146546B2 (en) 2012-06-04 2015-09-29 Brain Corporation Systems and apparatus for implementing task-specific learning using spiking neurons
US9015092B2 (en) 2012-06-04 2015-04-21 Brain Corporation Dynamically reconfigurable stochastic learning apparatus and methods
US9156165B2 (en) 2011-09-21 2015-10-13 Brain Corporation Adaptive critic apparatus and methods
US9104186B2 (en) 2012-06-04 2015-08-11 Brain Corporation Stochastic apparatus and methods for implementing generalized learning rules
US9213937B2 (en) 2011-09-21 2015-12-15 Brain Corporation Apparatus and methods for gating analog and spiking signals in artificial neural networks
US9412041B1 (en) 2012-06-29 2016-08-09 Brain Corporation Retinal apparatus and methods
US9256215B2 (en) 2012-07-27 2016-02-09 Brain Corporation Apparatus and methods for generalized state-dependent learning in spiking neuron networks
US9189730B1 (en) 2012-09-20 2015-11-17 Brain Corporation Modulated stochasticity spiking neuron network controller apparatus and methods
US9367798B2 (en) * 2012-09-20 2016-06-14 Brain Corporation Spiking neuron network adaptive control apparatus and methods
US9082079B1 (en) 2012-10-22 2015-07-14 Brain Corporation Proportional-integral-derivative controller effecting expansion kernels comprising a plurality of spiking neurons associated with a plurality of receptive fields
US9195934B1 (en) 2013-01-31 2015-11-24 Brain Corporation Spiking neuron classifier apparatus and methods using conditionally independent subsets
US9008840B1 (en) 2013-04-19 2015-04-14 Brain Corporation Apparatus and methods for reinforcement-guided supervised learning
US9436909B2 (en) 2013-06-19 2016-09-06 Brain Corporation Increased dynamic range artificial neuron network apparatus and methods
US9552546B1 (en) 2013-07-30 2017-01-24 Brain Corporation Apparatus and methods for efficacy balancing in a spiking neuron network
US9489623B1 (en) 2013-10-15 2016-11-08 Brain Corporation Apparatus and methods for backward propagation of errors in a spiking neuron network
US9642549B2 (en) 2013-11-19 2017-05-09 University Of Florida Research Foundation, Inc. Integrate and fire pulse train automation for QRS detection
DE102013112749A1 (de) 2013-11-19 2015-05-21 Technische Universität Dresden Anordnung und Verfahren zur Analog-Digital-Wandlung
US9881349B1 (en) 2014-10-24 2018-01-30 Gopro, Inc. Apparatus and methods for computerized object identification
US11100389B2 (en) * 2017-11-06 2021-08-24 Electronic Warfare Associates, Inc. Conversion of digital signals into spiking analog signals
US11038520B1 (en) * 2020-04-15 2021-06-15 International Business Machines Corporation Analog-to-digital conversion with reconfigurable function mapping for neural networks activation function acceleration
US11478927B1 (en) * 2021-04-01 2022-10-25 Giant.Ai, Inc. Hybrid computing architectures with specialized processors to encode/decode latent representations for controlling dynamic mechanical systems
CN116346133A (zh) * 2021-12-23 2023-06-27 上海思立微电子科技有限公司 逐次逼近模数转换器和电子装置

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5420963A (en) * 1991-02-26 1995-05-30 Kabushiki Kaisha Toshiba Apparatus including a neural network used for signal processing, such as signal clustering, signal identification, and A/D conversion

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3582628A (en) 1967-07-31 1971-06-01 Reliance Electric Co Analog-digital computer interconnection system
US3909597A (en) * 1974-05-22 1975-09-30 Us Army Hybrid analog and digital computer
US5041831A (en) * 1988-04-26 1991-08-20 Hewlett-Packard Company Indirect D/A converter
US5107146A (en) 1991-02-13 1992-04-21 Actel Corporation Mixed mode analog/digital programmable interconnect architecture
JP3153271B2 (ja) 1991-07-05 2001-04-03 株式会社日立製作所 Ad変換器
JPH07106969A (ja) * 1993-10-06 1995-04-21 Mitsubishi Electric Corp アナログ/デジタル変換器
US5543795A (en) * 1995-06-02 1996-08-06 Intermedics, Inc. Hybrid analog-to-digital convertor for low power applications, such as use in an implantable medical device

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5420963A (en) * 1991-02-26 1995-05-30 Kabushiki Kaisha Toshiba Apparatus including a neural network used for signal processing, such as signal clustering, signal identification, and A/D conversion

Also Published As

Publication number Publication date
EP1089436B1 (en) 2005-11-16
EP1089436A2 (en) 2001-04-04
DE60024030D1 (de) 2005-12-22
EP1089436A3 (en) 2004-01-02
DE60024030T2 (de) 2006-07-27
US6262678B1 (en) 2001-07-17

Similar Documents

Publication Publication Date Title
JP2001230671A (ja) カウントダウン/アップ回路及びアナログディジタル変換方法
US10853721B2 (en) Multiplier accumulator, network unit, and network apparatus
KR101020672B1 (ko) 비동기 전류모드 순환 비교를 이용한 아날로그-디지털 변환
JP6114390B2 (ja) アナログデジタル変換器
JP4620944B2 (ja) 積和演算回路及びその方法
JPH0769442B2 (ja) 時間間隔検出回路
TW200301995A (en) Analog-digital conversion apparatus
WO2023134507A1 (zh) 随机计算方法、电路、芯片及设备
US20090174585A1 (en) System and method for converting analog values into digital form
CN116384246A (zh) 用于矩阵运算的存算一体装置及其操作方法
JP7206531B2 (ja) メモリデバイスおよびその動作方法
CN118569332B (zh) 一种神经网络专用存内计算读出装置及其控制方法
CN118801882A (zh) 模数转换设备、数字信号的校准方法及装置
CN112527242B (zh) 递归正弦波合成器的高吞吐量并行架构
US6816096B2 (en) Response-based analog-to-digital conversion apparatus and method
US6707874B2 (en) Multiple-output counters for analog-to-digital and digital-to-analog conversion
TWI901179B (zh) 類比數位轉換裝置
US20250363316A1 (en) High-speed pulse-width modulator
US6927713B2 (en) Response-based analog-to-digital conversion apparatus and method
CN116560618A (zh) 随机计算电路及方法、芯片和电子设备
Gerasta et al. 12-Bit Pipeline ADC Implemented in 0.09-um Digital CMOS Technology for Powerline Alliance
CN118801884A (zh) 模数转换设备、数字信号的校准方法及装置
Zurla et al. Designing Circuits for AiMC Based on Non-Volatile Memories: a Tutorial Brief on Trade-offs and Strategies for ADCs and DACs Co-design
CN120017063A (zh) 模拟数字转换装置
CN119003449A (zh) 执行多周期累积的模拟存储量化器电路

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070925

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20070925

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100506

A045 Written measure of dismissal of application [lapsed due to lack of payment]

Free format text: JAPANESE INTERMEDIATE CODE: A045

Effective date: 20100922