JP2001159927A5 - - Google Patents

Download PDF

Info

Publication number
JP2001159927A5
JP2001159927A5 JP2000297985A JP2000297985A JP2001159927A5 JP 2001159927 A5 JP2001159927 A5 JP 2001159927A5 JP 2000297985 A JP2000297985 A JP 2000297985A JP 2000297985 A JP2000297985 A JP 2000297985A JP 2001159927 A5 JP2001159927 A5 JP 2001159927A5
Authority
JP
Japan
Prior art keywords
coefficient
input
input bit
bit set
subset
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000297985A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001159927A (ja
Filing date
Publication date
Priority claimed from US09/410,409 external-priority patent/US6549924B1/en
Application filed filed Critical
Publication of JP2001159927A publication Critical patent/JP2001159927A/ja
Publication of JP2001159927A5 publication Critical patent/JP2001159927A5/ja
Pending legal-status Critical Current

Links

JP2000297985A 1999-10-01 2000-09-29 補間方法および補間装置 Pending JP2001159927A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US410409 1999-10-01
US09/410,409 US6549924B1 (en) 1999-10-01 1999-10-01 Function generating interpolation method and apparatus

Publications (2)

Publication Number Publication Date
JP2001159927A JP2001159927A (ja) 2001-06-12
JP2001159927A5 true JP2001159927A5 (https=) 2005-07-07

Family

ID=23624595

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000297985A Pending JP2001159927A (ja) 1999-10-01 2000-09-29 補間方法および補間装置

Country Status (5)

Country Link
US (1) US6549924B1 (https=)
EP (1) EP1089227A3 (https=)
JP (1) JP2001159927A (https=)
KR (1) KR20010067226A (https=)
TW (1) TW484091B (https=)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6963895B1 (en) * 2000-05-01 2005-11-08 Raza Microelectronics, Inc. Floating point pipeline method and circuit for fast inverse square root calculations
US7266576B2 (en) * 2002-12-24 2007-09-04 Lockheed Martin Corporation Circuits and methods for implementing approximations to logarithms
JP3845636B2 (ja) * 2004-01-21 2006-11-15 株式会社東芝 関数近似値の演算器
US8346831B1 (en) * 2006-07-25 2013-01-01 Vivante Corporation Systems and methods for computing mathematical functions
CN114326922A (zh) * 2021-11-23 2022-04-12 极芯通讯技术(南京)有限公司 一种数据处理方法及装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5184317A (en) * 1989-06-14 1993-02-02 Pickett Lester C Method and apparatus for generating mathematical functions
US5175701A (en) * 1989-07-25 1992-12-29 Eastman Kodak Company System for performing linear interpolation
US5177698A (en) * 1990-07-09 1993-01-05 Eastman Kodak Company Selectable power of two coefficient signal combining circuit
AU3664293A (en) * 1993-02-01 1994-08-29 Pickett, Lester C. Low latency function generating apparatus and method
US5604691A (en) * 1995-01-31 1997-02-18 Motorola, Inc. Logarithm/inverse-logarithm converter utilizing a truncated Taylor series and method of use thereof
US6349319B1 (en) * 1999-01-29 2002-02-19 Sun Microsystems, Inc. Floating point square root and reciprocal square root computation unit in a processor

Similar Documents

Publication Publication Date Title
WO2002101506A3 (en) Exponentiator with post-processing adder
JP2003523435A5 (https=)
WO2001063398A3 (en) Digital signal processor with coupled multiply-accumulate units
WO2003098486A3 (en) Methods and systems for providing supplemental contextual content
GB2334358A (en) Multiplier for performing 3D graphics interpolations
JPH05509429A (ja) Ｓｉｎ／ｃｏｓ発生器
JP2001159927A5 (https=)
EP1217604A4 (en) Music tone generator
Li A martingale inequality and large deviations
JPWO2023119866A5 (https=)
TW200605702A (en) Circuit for the control of a loudspeaker
Dragomir et al. s-Orlicz convex functions in linear spaces and Jensen's discrete inequality
Chren Jr Low delay-power product CMOS design using one-hot residue coding
RU2004132723A (ru) Дискретно-аналоговое устройство
EP1329803A3 (en) Conditional sum adder
WO2002071203A3 (de) 7-zu-3 bit carry-save addierer
TWD239248S (zh) 鍵盤
Wang A reconfigurable unsigned/signed binary multiplier.
CN309763835S (zh) 电子设备的电子合同ai智能比对的图形用户界面
WO2005081934A3 (en) Computer-implemented methods and systems for generating elastic block ciphers for encryption and decryption
Nagaraj et al. Design and Comparision of 16X16 Reversible Vedic Multiplier using Different Adders.
TW528982B (en) N-bit magnitude comparator
JP2003150947A5 (https=)
Håvie Remarks on some modified Romberg algorithms for numerical integration
JP2004173052A5 (https=)