JP2000059288A5 - - Google Patents

Download PDF

Info

Publication number
JP2000059288A5
JP2000059288A5 JP1999097407A JP9740799A JP2000059288A5 JP 2000059288 A5 JP2000059288 A5 JP 2000059288A5 JP 1999097407 A JP1999097407 A JP 1999097407A JP 9740799 A JP9740799 A JP 9740799A JP 2000059288 A5 JP2000059288 A5 JP 2000059288A5
Authority
JP
Japan
Prior art keywords
radio
timing unit
clock
control unit
instruction
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1999097407A
Other languages
English (en)
Japanese (ja)
Other versions
JP4251708B2 (ja
JP2000059288A (ja
Filing date
Publication date
Priority claimed from EP98107473A external-priority patent/EP0952675B1/en
Application filed filed Critical
Publication of JP2000059288A publication Critical patent/JP2000059288A/ja
Publication of JP2000059288A5 publication Critical patent/JP2000059288A5/ja
Application granted granted Critical
Publication of JP4251708B2 publication Critical patent/JP4251708B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP09740799A 1998-04-24 1999-04-05 停止装置を備えた無線機および方法 Expired - Fee Related JP4251708B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
EP98107473:5 1998-04-24
EP98107473A EP0952675B1 (en) 1998-04-24 1998-04-24 Radio with sleep circuit and method

Publications (3)

Publication Number Publication Date
JP2000059288A JP2000059288A (ja) 2000-02-25
JP2000059288A5 true JP2000059288A5 (enExample) 2006-06-01
JP4251708B2 JP4251708B2 (ja) 2009-04-08

Family

ID=8231816

Family Applications (1)

Application Number Title Priority Date Filing Date
JP09740799A Expired - Fee Related JP4251708B2 (ja) 1998-04-24 1999-04-05 停止装置を備えた無線機および方法

Country Status (6)

Country Link
US (1) US6178332B1 (enExample)
EP (1) EP0952675B1 (enExample)
JP (1) JP4251708B2 (enExample)
CN (1) CN1127222C (enExample)
DE (1) DE69836201T2 (enExample)
TW (1) TW419909B (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1517477B1 (en) * 1999-06-23 2007-01-24 Sony Deutschland GmbH Transmission power control for wireless networks with direct mode traffic
JP2001250636A (ja) 2000-03-03 2001-09-14 Yazaki Corp コネクタのロック構造
US7457271B2 (en) * 2003-09-19 2008-11-25 Marvell International Ltd. Wireless local area network ad-hoc mode for reducing power consumption
JP2006260190A (ja) * 2005-03-17 2006-09-28 Fujitsu Ltd マージンレス判定回路
US7881755B1 (en) 2005-05-26 2011-02-01 Marvell International Ltd. Wireless LAN power savings

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0642691B2 (ja) * 1988-05-21 1994-06-01 富士通株式会社 移動電話端末
DE3820639A1 (de) 1988-06-18 1989-12-21 Bosch Gmbh Robert Stromsparende stand-by-funktion in tmc-empfaengern
GB2297884B (en) * 1995-02-07 1999-05-26 Nokia Mobile Phones Ltd Radio telephone
US6029061A (en) 1997-03-11 2000-02-22 Lucent Technologies Inc. Power saving scheme for a digital wireless communications terminal

Similar Documents

Publication Publication Date Title
EP0499440A2 (en) A circuit arrangement for a mobile telephone
US7254724B2 (en) Power management system
US12099379B2 (en) Preemptive wakeup circuit for wakeup from low power modes
JPH11312026A (ja) クロック信号切替方法およびクロック信号切替システム
US8271770B2 (en) Computer motherboard with automatically adjusted hardware parameter value
TWI606329B (zh) 用於在一或多個模組中循序分配電力的系統與方法
JP2002230986A (ja) 同期読取り不揮発性メモリ装置
JP2000059288A5 (enExample)
US8127161B2 (en) Data processing apparatus
JP4251708B2 (ja) 停止装置を備えた無線機および方法
JP2003067077A (ja) 半導体集積回路及びクロック制御方法
KR20110120463A (ko) 반도체장치 및 이의 동작방법, 메모리 시스템
JP4192485B2 (ja) マイクロコンピュータ
CN106843448B (zh) 一种电源管理芯片以及用于电源管理芯片的控制方法
US6496078B1 (en) Activating on-chip oscillator using ring oscillator
JPH03116210A (ja) データ処理システム
US7822999B2 (en) Computer system and method for controlling a processor thereof
Sinha et al. Dynamic Power Management in Sensor Networks
JPH035948Y2 (enExample)
JP2712730B2 (ja) エバリュエーションチップ
JPH05258087A (ja) マイコン
JP3088407B2 (ja) インサーキットエミュレータおよびインサーキットエミュレーション方法
JPS6333806B2 (enExample)
JP2002202963A (ja) タイマで出力信号を制御できるシングルチップマイクロコンピュータ
JP2019168759A (ja) 半導体装置、および回路制御方法