IT1288076B1 - Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati - Google Patents

Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati

Info

Publication number
IT1288076B1
IT1288076B1 IT96NA000032A ITNA960032A IT1288076B1 IT 1288076 B1 IT1288076 B1 IT 1288076B1 IT 96NA000032 A IT96NA000032 A IT 96NA000032A IT NA960032 A ITNA960032 A IT NA960032A IT 1288076 B1 IT1288076 B1 IT 1288076B1
Authority
IT
Italy
Prior art keywords
multiprocessor
redundancy
coupled processors
parallel
electronic numerical
Prior art date
Application number
IT96NA000032A
Other languages
English (en)
Inventor
Antonio Esposito
Rosario Esposito
Original Assignee
Antonio Esposito
Rosario Esposito
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Antonio Esposito, Rosario Esposito filed Critical Antonio Esposito
Publication of ITNA960032A0 publication Critical patent/ITNA960032A0/it
Priority to IT96NA000032A priority Critical patent/IT1288076B1/it
Priority to JP09541974A priority patent/JP2000511309A/ja
Priority to US09/194,459 priority patent/US6363453B1/en
Priority to PCT/IT1997/000121 priority patent/WO1997045795A1/en
Priority to EP97925270A priority patent/EP0901659B1/en
Priority to DE69701802T priority patent/DE69701802T2/de
Priority to AU30471/97A priority patent/AU714681B2/en
Priority to CA002255634A priority patent/CA2255634C/en
Publication of ITNA960032A1 publication Critical patent/ITNA960032A1/it
Application granted granted Critical
Publication of IT1288076B1 publication Critical patent/IT1288076B1/it

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00Digital computers in general; Data processing equipment in general
    • G06F15/76Architectures of general purpose stored program computers
    • G06F15/80Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023Two dimensional arrays, e.g. mesh, torus
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00Error detection; Error correction; Monitoring
    • G06F11/07Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16Error detection or correction of the data by redundancy in hardware
    • G06F11/20Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2038Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component
IT96NA000032A 1996-05-30 1996-05-30 Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati IT1288076B1 (it)

Priority Applications (8)

Application Number Priority Date Filing Date Title
IT96NA000032A IT1288076B1 (it) 1996-05-30 1996-05-30 Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
EP97925270A EP0901659B1 (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs and method
US09/194,459 US6363453B1 (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs
PCT/IT1997/000121 WO1997045795A1 (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs
JP09541974A JP2000511309A (ja) 1996-05-30 1997-05-28 プロセッサ対の冗長性を有する並列コンピュータ
DE69701802T DE69701802T2 (de) 1996-05-30 1997-05-28 Paralleler prozessor mit redundanz von prozessorpaaren und verfahren
AU30471/97A AU714681B2 (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs
CA002255634A CA2255634C (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT96NA000032A IT1288076B1 (it) 1996-05-30 1996-05-30 Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati

Publications (3)

Publication Number Publication Date
ITNA960032A0 ITNA960032A0 (it) 1996-05-30
ITNA960032A1 ITNA960032A1 (it) 1997-11-30
IT1288076B1 true IT1288076B1 (it) 1998-09-10

Family

ID=11387885

Family Applications (1)

Application Number Title Priority Date Filing Date
IT96NA000032A IT1288076B1 (it) 1996-05-30 1996-05-30 Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati

Country Status (8)

Country Link
US (1) US6363453B1 (it)
EP (1) EP0901659B1 (it)
JP (1) JP2000511309A (it)
AU (1) AU714681B2 (it)
CA (1) CA2255634C (it)
DE (1) DE69701802T2 (it)
IT (1) IT1288076B1 (it)
WO (1) WO1997045795A1 (it)

Families Citing this family (32)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19802364A1 (de) * 1998-01-22 1999-07-29 Siemens Ag Vorrichtung und Verfahren zur Steuerung von Prozessen auf einem Computersystem
JP3780732B2 (ja) * 1999-03-10 2006-05-31 株式会社日立製作所 分散制御システム
US6438671B1 (en) * 1999-07-01 2002-08-20 International Business Machines Corporation Generating partition corresponding real address in partitioned mode supporting system
US6738845B1 (en) * 1999-11-05 2004-05-18 Analog Devices, Inc. Bus architecture and shared bus arbitration method for a communication device
US7191310B2 (en) * 2000-01-19 2007-03-13 Ricoh Company, Ltd. Parallel processor and image processing apparatus adapted for nonlinear processing through selection via processor element numbers
DE10059026A1 (de) * 2000-11-28 2002-06-13 Infineon Technologies Ag Einheit zur Verteilung und Verarbeitung von Datenpaketen
SE521697C2 (sv) 2001-01-25 2003-11-25 Xelerated Ab Anordningar och förfarande för behandling av data i en logisk rörledning
JP2002297556A (ja) * 2001-03-29 2002-10-11 Fujitsu Ltd マルチプロセッサシステム,マルチプロセッサ制御方法,マルチプロセッサ制御プログラムおよび同プログラムを記録したコンピュータ読取可能な記録媒体
US20020161453A1 (en) * 2001-04-25 2002-10-31 Peltier Michael G. Collective memory network for parallel processing and method therefor
WO2003024133A1 (en) * 2001-09-07 2003-03-20 Nokia Corporation Device and method for qos based cell capacity dimensioning
US20060218556A1 (en) * 2001-09-28 2006-09-28 Nemirovsky Mario D Mechanism for managing resource locking in a multi-threaded environment
SG155038A1 (en) * 2001-09-28 2009-09-30 Consentry Networks Inc A multi-threaded packet processing engine for stateful packet processing
FI20021287A0 (fi) * 2002-06-28 2002-06-28 Nokia Corp Kuormituksen jako tietoliikennejärjestelmässä
US7634640B2 (en) * 2002-08-30 2009-12-15 Infineon Technologies Ag Data processing apparatus having program counter sensor
DE10319903B4 (de) * 2003-04-29 2007-05-31 Siemens Ag Eigensichere Rechneranordnung
GB0425860D0 (en) 2004-11-25 2004-12-29 Ibm A method for ensuring the quality of a service in a distributed computing environment
US8279886B2 (en) 2004-12-30 2012-10-02 Intel Corporation Dataport and methods thereof
US20060200278A1 (en) * 2005-03-02 2006-09-07 Honeywell International Inc. Generic software fault mitigation
US8527741B2 (en) * 2005-07-05 2013-09-03 Viasat, Inc. System for selectively synchronizing high-assurance software tasks on multiple processors at a software routine level
US8190877B2 (en) * 2005-07-05 2012-05-29 Viasat, Inc. Trusted cryptographic processor
ES2303742B1 (es) * 2005-08-01 2009-08-25 Universidad De Cordoba Sistema de comunicaciones para ejecutar tareas en paralelo mediante ordenadores personales.
US7739470B1 (en) * 2006-10-20 2010-06-15 Emc Corporation Limit algorithm using queue depth to control application performance
FR2918190B1 (fr) 2007-06-26 2009-09-18 Thales Sa Dispositif d'adressage pour processeur parallele.
US8051323B2 (en) * 2010-01-21 2011-11-01 Arm Limited Auxiliary circuit structure in a split-lock dual processor system
US20110179255A1 (en) * 2010-01-21 2011-07-21 Arm Limited Data processing reset operations
US8108730B2 (en) * 2010-01-21 2012-01-31 Arm Limited Debugging a multiprocessor system that switches between a locked mode and a split mode
US8750164B2 (en) 2010-07-06 2014-06-10 Nicira, Inc. Hierarchical managed switch architecture
US9525647B2 (en) 2010-07-06 2016-12-20 Nicira, Inc. Network control apparatus and method for creating and modifying logical switching elements
US9465670B2 (en) 2011-12-16 2016-10-11 Intel Corporation Generational thread scheduler using reservations for fair scheduling
TWI779069B (zh) 2017-07-30 2022-10-01 埃拉德 希提 具有以記憶體為基礎的分散式處理器架構的記憶體晶片
WO2020224763A1 (en) * 2019-05-07 2020-11-12 Silicon Mobility Sas Spatial segregation of flexible logic hardware
KR20220139304A (ko) * 2019-12-30 2022-10-14 스타 알리 인터내셔널 리미티드 구성 가능한 병렬 계산을 위한 프로세서

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4358823A (en) * 1977-03-25 1982-11-09 Trw, Inc. Double redundant processor
JPS60229160A (ja) * 1984-04-26 1985-11-14 Toshiba Corp マルチプロセツサシステム
JP2834122B2 (ja) * 1987-07-08 1998-12-09 株式会社日立製作所 制御装置
GB2251964B (en) 1991-01-15 1994-09-14 Sony Corp Processor arrays

Also Published As

Publication number Publication date
ITNA960032A1 (it) 1997-11-30
DE69701802D1 (de) 2000-05-31
CA2255634A1 (en) 1997-12-04
CA2255634C (en) 2002-02-12
ITNA960032A0 (it) 1996-05-30
AU3047197A (en) 1998-01-05
JP2000511309A (ja) 2000-08-29
US6363453B1 (en) 2002-03-26
EP0901659A1 (en) 1999-03-17
EP0901659B1 (en) 2000-04-26
WO1997045795A1 (en) 1997-12-04
AU714681B2 (en) 2000-01-06
DE69701802T2 (de) 2000-11-16

Similar Documents

Publication Publication Date Title
IT1288076B1 (it) Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
DE68925646D1 (de) Pipeline-multiprozessorsystem
DE69224571D1 (de) Mehrprozessorrechnersystem
KR930701785A (ko) 고도의 병렬 다중프로세서 시스템용 통합 소프트웨어 아키텍쳐
DE69027253T2 (de) Multiprozessor-Cachespeichersystem
DE69328841T2 (de) Mehrfachprozessorrechnersystem
DE69230093T2 (de) Multiprozessorsystem
ITTO930428A0 (it) Sistema a multiprocessore
DE69529374D1 (de) Datenprozessor mit Teilassoziativer Einheit
DE69625597D1 (de) I/o-prozessor architektur mit integrierter pci-pci brücke
DE69535164D1 (de) Signalverarbeiter
DE69834237D1 (de) Transparenzverarbeitung in einer Seitenbeschreibungssprache
DE69332059T2 (de) Datenübertragung zwischen Prozessoren in Mehrprozessorsystemen
DE68926043T2 (de) Mehrprozessor-Computersystem
DE69332058T2 (de) Mehrprozessorsystem
DE69527634T2 (de) Rechner-Cachespeichersystem
DE69030066D1 (de) Rechner ausgestattet mit mehreren Prozessoren
DE69133025T2 (de) Multiprozessorsystem
DE60038761D1 (de) Rechnersystem mit mehreren parallel angeordneten Prozessoren
DE69523968T2 (de) Übertragungsprozessor mit Transparenz
DE69212650T2 (de) Glasfaserwicklung
DE69031365D1 (de) Mehrrechnersystem mit hierarchischem Cache-Speicher
DE69227272D1 (de) Multiprozessorssystem
DE69521387T2 (de) Datenverarbeitungssystem mit minderstens zwei Prozessoren
ITNA950015A1 (it) Calcolatore numerico parallelo multiprocessore

Legal Events

Date Code Title Description
0001 Granted