DE69701802D1 - Paralleler prozessor mit redundanz von prozessorpaaren und verfahren - Google Patents

Paralleler prozessor mit redundanz von prozessorpaaren und verfahren

Info

Publication number
DE69701802D1
DE69701802D1 DE69701802T DE69701802T DE69701802D1 DE 69701802 D1 DE69701802 D1 DE 69701802D1 DE 69701802 T DE69701802 T DE 69701802T DE 69701802 T DE69701802 T DE 69701802T DE 69701802 D1 DE69701802 D1 DE 69701802D1
Authority
DE
Germany
Prior art keywords
processor
redundancy
pairs
parallel
parallel processor
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69701802T
Other languages
English (en)
Other versions
DE69701802T2 (de
Inventor
Antonio Esposito
Rosario Esposito
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
biProcessor Srl
Original Assignee
biProcessor Srl
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by biProcessor Srl filed Critical biProcessor Srl
Application granted granted Critical
Publication of DE69701802D1 publication Critical patent/DE69701802D1/de
Publication of DE69701802T2 publication Critical patent/DE69701802T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/80—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors
    • G06F15/8007—Architectures of general purpose stored program computers comprising an array of processing units with common control, e.g. single instruction multiple data processors single instruction multiple data [SIMD] multiprocessors
    • G06F15/8023—Two dimensional arrays, e.g. mesh, torus
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2038—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant with a single idle spare processing component

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Computing Systems (AREA)
  • Quality & Reliability (AREA)
  • Multi Processors (AREA)
  • Hardware Redundancy (AREA)
DE69701802T 1996-05-30 1997-05-28 Paralleler prozessor mit redundanz von prozessorpaaren und verfahren Expired - Fee Related DE69701802T2 (de)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
IT96NA000032A IT1288076B1 (it) 1996-05-30 1996-05-30 Multicalcolatore elettronico numerico parallelo multiprocessore a ridondanza di processori accoppiati
PCT/IT1997/000121 WO1997045795A1 (en) 1996-05-30 1997-05-28 Parallel processor with redundancy of processor pairs

Publications (2)

Publication Number Publication Date
DE69701802D1 true DE69701802D1 (de) 2000-05-31
DE69701802T2 DE69701802T2 (de) 2000-11-16

Family

ID=11387885

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69701802T Expired - Fee Related DE69701802T2 (de) 1996-05-30 1997-05-28 Paralleler prozessor mit redundanz von prozessorpaaren und verfahren

Country Status (8)

Country Link
US (1) US6363453B1 (de)
EP (1) EP0901659B1 (de)
JP (1) JP2000511309A (de)
AU (1) AU714681B2 (de)
CA (1) CA2255634C (de)
DE (1) DE69701802T2 (de)
IT (1) IT1288076B1 (de)
WO (1) WO1997045795A1 (de)

Families Citing this family (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE19802364A1 (de) * 1998-01-22 1999-07-29 Siemens Ag Vorrichtung und Verfahren zur Steuerung von Prozessen auf einem Computersystem
JP3780732B2 (ja) * 1999-03-10 2006-05-31 株式会社日立製作所 分散制御システム
US6438671B1 (en) * 1999-07-01 2002-08-20 International Business Machines Corporation Generating partition corresponding real address in partitioned mode supporting system
US6738845B1 (en) * 1999-11-05 2004-05-18 Analog Devices, Inc. Bus architecture and shared bus arbitration method for a communication device
US7191310B2 (en) * 2000-01-19 2007-03-13 Ricoh Company, Ltd. Parallel processor and image processing apparatus adapted for nonlinear processing through selection via processor element numbers
DE10059026A1 (de) * 2000-11-28 2002-06-13 Infineon Technologies Ag Einheit zur Verteilung und Verarbeitung von Datenpaketen
SE521697C2 (sv) * 2001-01-25 2003-11-25 Xelerated Ab Anordningar och förfarande för behandling av data i en logisk rörledning
JP2002297556A (ja) * 2001-03-29 2002-10-11 Fujitsu Ltd マルチプロセッサシステム，マルチプロセッサ制御方法，マルチプロセッサ制御プログラムおよび同プログラムを記録したコンピュータ読取可能な記録媒体
US20020161453A1 (en) * 2001-04-25 2002-10-31 Peltier Michael G. Collective memory network for parallel processing and method therefor
WO2003024133A1 (en) * 2001-09-07 2003-03-20 Nokia Corporation Device and method for qos based cell capacity dimensioning
US20060218556A1 (en) * 2001-09-28 2006-09-28 Nemirovsky Mario D Mechanism for managing resource locking in a multi-threaded environment
WO2003030012A1 (en) * 2001-09-28 2003-04-10 Tidal Networks, Inc. Multi-threaded packet processing engine for stateful packet pro cessing
FI20021287A0 (fi) * 2002-06-28 2002-06-28 Nokia Corp Kuormituksen jako tietoliikennejärjestelmässä
US7634640B2 (en) * 2002-08-30 2009-12-15 Infineon Technologies Ag Data processing apparatus having program counter sensor
DE10319903B4 (de) * 2003-04-29 2007-05-31 Siemens Ag Eigensichere Rechneranordnung
GB0425860D0 (en) 2004-11-25 2004-12-29 Ibm A method for ensuring the quality of a service in a distributed computing environment
US8279886B2 (en) * 2004-12-30 2012-10-02 Intel Corporation Dataport and methods thereof
US20060200278A1 (en) * 2005-03-02 2006-09-07 Honeywell International Inc. Generic software fault mitigation
US8190877B2 (en) * 2005-07-05 2012-05-29 Viasat, Inc. Trusted cryptographic processor
US8527741B2 (en) * 2005-07-05 2013-09-03 Viasat, Inc. System for selectively synchronizing high-assurance software tasks on multiple processors at a software routine level
ES2303742B1 (es) * 2005-08-01 2009-08-25 Universidad De Cordoba Sistema de comunicaciones para ejecutar tareas en paralelo mediante ordenadores personales.
US7739470B1 (en) * 2006-10-20 2010-06-15 Emc Corporation Limit algorithm using queue depth to control application performance
FR2918190B1 (fr) 2007-06-26 2009-09-18 Thales Sa Dispositif d'adressage pour processeur parallele.
US8051323B2 (en) * 2010-01-21 2011-11-01 Arm Limited Auxiliary circuit structure in a split-lock dual processor system
US20110179255A1 (en) * 2010-01-21 2011-07-21 Arm Limited Data processing reset operations
US8108730B2 (en) * 2010-01-21 2012-01-31 Arm Limited Debugging a multiprocessor system that switches between a locked mode and a split mode
US10103939B2 (en) 2010-07-06 2018-10-16 Nicira, Inc. Network control apparatus and method for populating logical datapath sets
US9525647B2 (en) 2010-07-06 2016-12-20 Nicira, Inc. Network control apparatus and method for creating and modifying logical switching elements
US8743888B2 (en) 2010-07-06 2014-06-03 Nicira, Inc. Network control apparatus and method
US9465670B2 (en) 2011-12-16 2016-10-11 Intel Corporation Generational thread scheduler using reservations for fair scheduling
KR20200047551A (ko) 2017-07-30 2020-05-07 뉴로블레이드, 리미티드. 메모리 기반 분산 프로세서 아키텍처
CN113892234A (zh) * 2019-05-07 2022-01-04 芯力能简易股份公司 柔性逻辑硬件的空间分离
EP4085354A4 (de) * 2019-12-30 2024-03-13 Star Ally International Limited Prozessor für konfigurierbare parallele berechnungen

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4358823A (en) * 1977-03-25 1982-11-09 Trw, Inc. Double redundant processor
JPS60229160A (ja) * 1984-04-26 1985-11-14 Toshiba Corp マルチプロセツサシステム
JP2834122B2 (ja) * 1987-07-08 1998-12-09 株式会社日立製作所 制御装置
GB2251964B (en) * 1991-01-15 1994-09-14 Sony Corp Processor arrays

Also Published As

Publication number Publication date
US6363453B1 (en) 2002-03-26
JP2000511309A (ja) 2000-08-29
DE69701802T2 (de) 2000-11-16
WO1997045795A1 (en) 1997-12-04
CA2255634A1 (en) 1997-12-04
AU714681B2 (en) 2000-01-06
EP0901659B1 (de) 2000-04-26
IT1288076B1 (it) 1998-09-10
CA2255634C (en) 2002-02-12
AU3047197A (en) 1998-01-05
ITNA960032A1 (it) 1997-11-30
EP0901659A1 (de) 1999-03-17
ITNA960032A0 (it) 1996-05-30

Similar Documents

Publication Publication Date Title
DE69701802D1 (de) Paralleler prozessor mit redundanz von prozessorpaaren und verfahren
FI941787A (fi) Sähkökirurginen prosessori ja menetelmä sen käyttämiseksi
DE68928033D1 (de) Stereosynthesizer und entsprechendes verfahren
DE69331257D1 (de) Elektrobiochemisches Nachweisverfahren und Elektroden dafür
DE69416907D1 (de) Verfahren zum Verbinden von Elementen und Verbindungsanordnung
FI942744A (fi) Metalloseeneja ja siihen liittyviä menetelmiä
NO961793D0 (no) Brönnrensesystem og fremgangsmåte
DE69413031D1 (de) Robuster sprachprozessor und verfahren
DE69733912D1 (de) Computersystem mit Wiederaufnahmefunktion und Verfahren dafür
DE69427695D1 (de) Neues verfahren und geraet
DE69533361D1 (de) Umsetzung von kohlenwasserstoffen
DE69831755D1 (de) Optoakustische kontrastmittel und anwendungsverfahren
ATE251627T1 (de) Verfahren und kristallformen von 2- methylthienobenzodiazepinen
FI950587A0 (fi) Endotoksiinimyrkytyksen ennaltaehkäisyssä ja hoidossa käyttökelpoisia menetelmiä
FI965091A0 (fi) Laskentamenetelmä ja -laite
DE69424640D1 (de) Filmbehandlungsmethode und System
FI940870A (fi) Puhdistusmenetelmä ja -laite
DE69731700D1 (de) Arithmetischer Schaltkreis und arithmetisches Verfahren
DE69511080D1 (de) Schnittstellenanordnung und verfahren
DE69411159D1 (de) Strömungsleitende drehkupplung und verfahren
ID19229A (id) Metode dan alat penginput huruf
FI103463B1 (fi) Tietokone ja menetelmä tietokoneen käyttämiseksi
FI980246A0 (fi) Menetelmä keittimen käyttämiseksi ja keitin
KR900700406A (ko) 석면처리제 및 처리법
DE69626166D1 (de) Oszillatorschaltung und -verfahren

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee