DE69031365D1 - Mehrrechnersystem mit hierarchischem Cache-Speicher - Google Patents

Mehrrechnersystem mit hierarchischem Cache-Speicher

Info

Publication number
DE69031365D1
DE69031365D1 DE69031365T DE69031365T DE69031365D1 DE 69031365 D1 DE69031365 D1 DE 69031365D1 DE 69031365 T DE69031365 T DE 69031365T DE 69031365 T DE69031365 T DE 69031365T DE 69031365 D1 DE69031365 D1 DE 69031365D1
Authority
DE
Germany
Prior art keywords
computer system
cache memory
hierarchical cache
hierarchical
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
DE69031365T
Other languages
English (en)
Other versions
DE69031365T2 (de
Inventor
Osamu Nishii
Kunio Uchiyama
Hirokazu Aoki
Takashi Kikuchi
Yasuhiko Saigou
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi ULSI Engineering Corp
Hitachi Ltd
Original Assignee
Hitachi ULSI Engineering Corp
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi ULSI Engineering Corp, Hitachi Ltd filed Critical Hitachi ULSI Engineering Corp
Application granted granted Critical
Publication of DE69031365D1 publication Critical patent/DE69031365D1/de
Publication of DE69031365T2 publication Critical patent/DE69031365T2/de
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0806—Multiuser, multiprocessor or multiprocessing cache systems
    • G06F12/0811—Multiuser, multiprocessor or multiprocessing cache systems with multilevel cache hierarchies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/0802—Addressing of a memory level in which the access to the desired data or data block requires associative addressing means, e.g. caches
    • G06F12/0893—Caches characterised by their organisation or structure
    • G06F12/0897—Caches characterised by their organisation or structure with two or more cache hierarchy levels
DE69031365T 1989-06-21 1990-06-20 Mehrrechnersystem mit hierarchischem Cache-Speicher Expired - Fee Related DE69031365T2 (de)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP15680489 1989-06-21

Publications (2)

Publication Number Publication Date
DE69031365D1 true DE69031365D1 (de) 1997-10-09
DE69031365T2 DE69031365T2 (de) 1998-04-02

Family

ID=15635688

Family Applications (1)

Application Number Title Priority Date Filing Date
DE69031365T Expired - Fee Related DE69031365T2 (de) 1989-06-21 1990-06-20 Mehrrechnersystem mit hierarchischem Cache-Speicher

Country Status (4)

Country Link
EP (1) EP0404128B1 (de)
JP (1) JPH0387948A (de)
KR (1) KR910001548A (de)
DE (1) DE69031365T2 (de)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5319768A (en) * 1991-05-01 1994-06-07 Sgs-Thomson Microelectronics, Inc. Control circuit for resetting a snoop valid bit in a dual port cache tag memory
US5410654A (en) * 1991-07-22 1995-04-25 International Business Machines Corporation Interface with address decoder for selectively generating first and second address and control signals respectively in response to received address and control signals
US5301298A (en) * 1991-10-11 1994-04-05 Intel Corporation Processor for multiple cache coherent protocols
US6065098A (en) * 1997-09-18 2000-05-16 International Business Machines Corporation Method for maintaining multi-level cache coherency in a processor with non-inclusive caches and processor implementing the same
US7272609B1 (en) * 2004-01-12 2007-09-18 Hyperion Solutions Corporation In a distributed hierarchical cache, using a dependency to determine if a version of the first member stored in a database matches the version of the first member returned
JP4471947B2 (ja) 2005-04-28 2010-06-02 Ｎｅｃエレクトロニクス株式会社 データ処理装置及びデータ処理方法

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2609195A1 (fr) * 1986-12-31 1988-07-01 Thomson Csf Procede de gestion d'antememoires associees a des processeurs dans une architecture multiprocesseur a bus unique et systeme de traitement de donnees fonctionnant suivant ce procede
DE3740834A1 (de) * 1987-01-22 1988-08-04 Nat Semiconductor Corp Aufrechterhaltung der kohaerenz zwischen einem mikroprozessorenintegrierten cache-speicher und einem externen speicher

Also Published As

Publication number Publication date
EP0404128A3 (de) 1992-04-29
JPH0387948A (ja) 1991-04-12
DE69031365T2 (de) 1998-04-02
EP0404128A2 (de) 1990-12-27
KR910001548A (ko) 1991-01-31
EP0404128B1 (de) 1997-09-03

Similar Documents

Publication Publication Date Title
DE68927172D1 (de) Multiprozessorsystem mit cache-speichern
DE69027253D1 (de) Multiprozessor-Cachespeichersystem
DE69031086D1 (de) Cache-Speicherinhaltssteuerung in Mehrprozessornetzwerken
DE69432133T2 (de) Datenprozessor mit Cache-Speicher
DE69734129D1 (de) Hierarchisches Datenverarbeitungssystem mit symetrischen Multiprozessoren
DE68928980D1 (de) Multiprozessor mit Koordinatenschalter zwischen Prozessoren und Speichern
DE68924313T2 (de) Mehrprozessoranordnungen mit kreuzweise abgefragten Schreib-in-Cachespeichern.
DE69023568T2 (de) Cache-Speicheranordnung.
DE69029995T2 (de) Multiprozessor mit relativ atomaren Befehlen
DE68926043T2 (de) Mehrprozessor-Computersystem
DE68923863D1 (de) Ein-/Ausgabecachespeicherung.
DE3852695T2 (de) Multiprozessorsystem mit mehreren Speichern.
DE69611510T2 (de) Zentrale Verarbeitungseinheit mit Cache-Speicher
DE69030066D1 (de) Rechner ausgestattet mit mehreren Prozessoren
DE68926761T2 (de) Mehrprozessorsystem mit einem mehranschlüssigen Cachespeicher
DE68925336T2 (de) Datenverarbeitungsvorrichtung mit Cache-Speicher
DE69033629D1 (de) Mikroprozessor mit Cache-Speicher
DE69032511T2 (de) Multiprozessor-Steuereinrichtung mit gemeinsamem Steuerungsspeicher
DE69022347D1 (de) Multiprozessorrechner mit optischer Datenschalter.
DE69031365D1 (de) Mehrrechnersystem mit hierarchischem Cache-Speicher
DE69619417T2 (de) Rechnersystem mit hierarchischen Speichern
DE68927853D1 (de) Informationsverarbeitungsvorrichtung mit Cache-Speicher
FR2619641B1 (fr) Dispositif de cache hierarchique
DE69015145T2 (de) Rechner mit cache-speicher.
DE69028607D1 (de) Mikroprozessor mit internem Cache-Speicher

Legal Events

Date Code Title Description
8364 No opposition during term of opposition
8339 Ceased/non-payment of the annual fee