IT1252021B - Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm. - Google Patents

Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm.

Info

Publication number
IT1252021B
IT1252021B ITMI913192A ITMI913192A IT1252021B IT 1252021 B IT1252021 B IT 1252021B IT MI913192 A ITMI913192 A IT MI913192A IT MI913192 A ITMI913192 A IT MI913192A IT 1252021 B IT1252021 B IT 1252021B
Authority
IT
Italy
Prior art keywords
cells
unit
sequence
reconstruction
telecommunications system
Prior art date
Application number
ITMI913192A
Other languages
English (en)
Original Assignee
Italtel Spa
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Italtel Spa filed Critical Italtel Spa
Priority to ITMI913192A priority Critical patent/IT1252021B/it
Publication of ITMI913192A0 publication Critical patent/ITMI913192A0/it
Priority to EP92923269A priority patent/EP0614585B1/en
Priority to DE69217555T priority patent/DE69217555T2/de
Priority to ES92923269T priority patent/ES2101878T3/es
Priority to PCT/EP1992/002565 priority patent/WO1993011621A1/en
Publication of ITMI913192A1 publication Critical patent/ITMI913192A1/it
Application granted granted Critical
Publication of IT1252021B publication Critical patent/IT1252021B/it

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/50—Overload detection or protection within a single switching element
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3036—Shared queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q11/00—Selecting arrangements for multiplex systems
    • H04Q11/04—Selecting arrangements for multiplex systems for time-division multiplexing
    • H04Q11/0428—Integrated services digital network, i.e. systems for transmission of different types of digitised signals, e.g. speech, data, telecentral, television signals
    • H04Q11/0478—Provisions for broadband connections
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L12/00—Data switching networks
    • H04L12/54—Store-and-forward switching systems 
    • H04L12/56—Packet switching systems
    • H04L12/5601—Transfer mode dependent, e.g. ATM
    • H04L2012/5638—Services, e.g. multimedia, GOS, QOS
    • H04L2012/5646—Cell characteristics, e.g. loss, delay, jitter, sequence integrity
    • H04L2012/565—Sequence integrity
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/20—Support for services
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)

Abstract

Metodo ed unità per la ricostruzione dell'ordine originario della sequenza del flusso di celle appartenenti ad uno stesso canale virtuale (VC) in uscita dalla rete di connessione (SN) di un sistema di telecomunicazioni ATM, con gestione di celle ad alta priorità.Il metodo si basa sulla equalizzazione al massimo ritardo per la predisposizione (schedulazione) delle celle da trasmettere in uscita, utilizzando liste indirizzate da puntatori ed un approccio a code condivise (shared queues) per la gestione delle contese per uno stesso time slot di uscita da parte di più celle, così da ottenere un notevole risparmio nelle dimensioni della memoria. L'unità di riordinamento della sequenza o resequencing comprende memorie con capacità che dipende dal massimo numero di celle effettivamente presenti nella unità di resequencing. (Fig. 3).
ITMI913192A 1991-11-28 1991-11-28 Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm. IT1252021B (it)

Priority Applications (5)

Application Number Priority Date Filing Date Title
ITMI913192A IT1252021B (it) 1991-11-28 1991-11-28 Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm.
EP92923269A EP0614585B1 (en) 1991-11-28 1992-11-05 Method and unit for the reconstruction of the correct sequence of atm cells
DE69217555T DE69217555T2 (de) 1991-11-28 1992-11-05 Verfahren und vorrichtung zur wiederherstellung der richtigen reihenfolge von atm-zellen
ES92923269T ES2101878T3 (es) 1991-11-28 1992-11-05 Metodo y unidad para la reconstruccion de la secuencia correcta de celulas de atm.
PCT/EP1992/002565 WO1993011621A1 (en) 1991-11-28 1992-11-05 Method and unit for the reconstruction of the correct sequence of atm cells

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
ITMI913192A IT1252021B (it) 1991-11-28 1991-11-28 Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm.

Publications (3)

Publication Number Publication Date
ITMI913192A0 ITMI913192A0 (it) 1991-11-28
ITMI913192A1 ITMI913192A1 (it) 1993-05-28
IT1252021B true IT1252021B (it) 1995-05-27

Family

ID=11361215

Family Applications (1)

Application Number Title Priority Date Filing Date
ITMI913192A IT1252021B (it) 1991-11-28 1991-11-28 Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm.

Country Status (5)

Country Link
EP (1) EP0614585B1 (it)
DE (1) DE69217555T2 (it)
ES (1) ES2101878T3 (it)
IT (1) IT1252021B (it)
WO (1) WO1993011621A1 (it)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5481536A (en) * 1993-10-29 1996-01-02 Siemens Aktiengesellschaft Method for restoring a prescribed sequence for unordered cell streams in ATM switching technology
GB2288097B (en) * 1994-03-23 1998-09-23 Roke Manor Research ATM queuing and scheduling apparatus

Family Cites Families (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE3914667A1 (de) * 1989-05-03 1990-11-15 Siemens Ag Verfahren fuer die aufnahme und weiterleitung von einem koppelmodul zugefuehrten nachrichtenpaketen
EP0438415B1 (en) * 1989-08-09 1995-01-18 BELL TELEPHONE MANUFACTURING COMPANY Naamloze Vennootschap Resequencing system for a switching node

Also Published As

Publication number Publication date
DE69217555T2 (de) 1997-09-11
DE69217555D1 (de) 1997-03-27
WO1993011621A1 (en) 1993-06-10
ES2101878T3 (es) 1997-07-16
ITMI913192A0 (it) 1991-11-28
ITMI913192A1 (it) 1993-05-28
EP0614585B1 (en) 1997-02-19
EP0614585A1 (en) 1994-09-14

Similar Documents

Publication Publication Date Title
US6483839B1 (en) Apparatus and method for scheduling multiple and simultaneous traffic in guaranteed frame rate in ATM communication system
Chao et al. A VLSI sequencer chip for ATM traffic shaper and queue manager
EP1482689A3 (en) Shaping method wherein the transmission rate is stepwise reduced according to the input buffer fill level
EP1045558A2 (en) Very wide memory TDM switching system
ATE134466T1 (de) Koppelnetz und koppelnetzmodul für ein atm-system
DE69229307D1 (de) Einrichtung zur Überlaufssteuerung eines gemeinsamen Pufferspeichers mit Mehrprioritäten
JPH07321822A (ja) マルチキャスティング機能を備えた装置
MX9504950A (es) Sistema implementado para expulsion selectiva para prioridades de espacio en un conmutador de modo de transferencia asincrona de memoria compartida.
US20010019556A1 (en) High speed programmable counter
US6891856B2 (en) Delay-compensated timeslot assignment method and system for point-to-multipoint communication networks
IT1252021B (it) Metodo ed unita' per la ricostruzione dell'ordine originario della sequenza del flusso di celle in uscita da una rete di connessione di un sistema di telecomunicazioni impiegante la tecnica atm.
CA2032301A1 (en) Method and a system of smoothing and control of asynchronous time communication outputs
US6633961B2 (en) Buffer apparatus with data insertion control function, insertion data controlling method, and data insertion apparatus with data insertion control function
CN110096456A (zh) 一种高速率大容量缓存方法与装置
US6810042B1 (en) Method of queuing traffic to many destinations covering a wide range of transmission speeds while minimizing buffer size
US20050086393A1 (en) Controlling power of network processor engines
KR20020028286A (ko) Ｉｍｔ-2000 시스템내 ａｔｍ 교환기에서의 ｄｂｗｒｒ 셀스케줄링 장치 및 방법
Boxma et al. Stochastic bounds for a polling system
IT1256739B (it) Dispositivo per la conversione di pacchetti informativi in una rete a larga banda di tipo atm
Simonot et al. Message sojourn time for TDM schemes with any buffer capacity
CN1306768C (zh) 共享内存地址搜索逻辑装置
Rudin On economies of scale and integration of services in certain queued information transmission systems
CN117997842A (zh) 一种异步流量整形器的轻量级硬件实现方法
KR960003224B1 (ko) 비동기 통신망(atm) 프로토콜 물리계층의 셀 속도 정합 처리 장치 및 그 운용 방법
Kim et al. A high-speed ATM switch architecture using random access input buffers and multi-cell-time arbitration

Legal Events

Date Code Title Description
0001 Granted
TA Fee payment date (situation as of event date), data collected since 19931001

Effective date: 19971118