IT1137933B - Arbitration controller for telephone exchange processor system - Google Patents
Arbitration controller for telephone exchange processor systemInfo
- Publication number
- IT1137933B IT1137933B IT22561/81A IT2256181A IT1137933B IT 1137933 B IT1137933 B IT 1137933B IT 22561/81 A IT22561/81 A IT 22561/81A IT 2256181 A IT2256181 A IT 2256181A IT 1137933 B IT1137933 B IT 1137933B
- Authority
- IT
- Italy
- Prior art keywords
- signal
- arbitration
- processor
- access
- telephone exchange
- Prior art date
Links
Landscapes
- Exchange Systems With Centralized Control (AREA)
Abstract
Processors in a telephone exchange are controlled by the arbitration system, which resolves conflicting requests for processor access to a shared resource. The arbitration units are connected via tri-state data busses to shared resources, and operate in parallel groups operating synchronously within each group. The units are connected in series in loops and an initialisation signal is made to propagate around the loop. When a demand signal is issued by a processor for access, a signal is transmitted on the bus to enter the arbitration loop circuit to reach that unit responsible for the processor. The signal is analysed in sync. and the resource unit is switched when access is authorised.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US06/163,044 US4363096A (en) | 1980-06-26 | 1980-06-26 | Arbitration controller providing for access of a common resource by a duplex plurality of central processing units |
US06/163,049 US4376975A (en) | 1980-06-26 | 1980-06-26 | Arbitration controller providing for access of a common resource by a plurality of central processing units |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8122561A0 IT8122561A0 (en) | 1981-06-25 |
IT1137933B true IT1137933B (en) | 1986-09-10 |
Family
ID=26859291
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT22561/81A IT1137933B (en) | 1980-06-26 | 1981-06-25 | Arbitration controller for telephone exchange processor system |
Country Status (1)
Country | Link |
---|---|
IT (1) | IT1137933B (en) |
-
1981
- 1981-06-25 IT IT22561/81A patent/IT1137933B/en active
Also Published As
Publication number | Publication date |
---|---|
IT8122561A0 (en) | 1981-06-25 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR920006858A (en) | Method and device for optimizing bus arbitration during direct memory access data transmission | |
CA2007376A1 (en) | Method and apparatus for limiting the utilization of a system bus with distributed controlled access for alleviating saturation | |
CA2171170A1 (en) | Pipelined distributed bus arbitration system | |
TW336296B (en) | Circuit for handling distributed arbitration in a computer system having multiple arbiters | |
JPS562764A (en) | Information transfer control system | |
GB1373828A (en) | Data processing systems | |
CA2037491A1 (en) | System bus control system in a multi-processor system | |
US5283902A (en) | Multiprocessor system having time slice bus arbitration for controlling bus access based on determined delay time among processors requesting access to common bus | |
ES8800461A1 (en) | Channel number priority assignment apparatus. | |
GB1508854A (en) | Data handling system | |
GB1170587A (en) | Data Processing System | |
IT1137933B (en) | Arbitration controller for telephone exchange processor system | |
CA2145553A1 (en) | Multi-Processor System Including Priority Arbitrator for Arbitrating Request Issued from Processors | |
AU6672681A (en) | Data transmission | |
KR920008605A (en) | Minimum contention processor and system bus system | |
JPS55121521A (en) | Data bus control system | |
JPS55121552A (en) | Processing request control system | |
IT1137932B (en) | Arbitration controller for telephone exchange | |
JPS5748150A (en) | Common memory control system | |
JPS6428735A (en) | Interruption control system | |
JPS57130136A (en) | Multiprocessor system | |
JPS6448154A (en) | Bus arbitrating circuit with timeout monitor | |
EP0781433B1 (en) | Bus assignment system for dsp processors | |
KR100307620B1 (en) | Bus module for using back plain bus in time division mode | |
JPS54133847A (en) | Control system of memory unit |