IN2015MN00051A - - Google Patents
Download PDFInfo
- Publication number
- IN2015MN00051A IN2015MN00051A IN51MUN2015A IN2015MN00051A IN 2015MN00051 A IN2015MN00051 A IN 2015MN00051A IN 51MUN2015 A IN51MUN2015 A IN 51MUN2015A IN 2015MN00051 A IN2015MN00051 A IN 2015MN00051A
- Authority
- IN
- India
- Prior art keywords
- memory
- physical
- addresses
- stage
- translation
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/26—Power supply means, e.g. regulation thereof
- G06F1/32—Means for saving power
- G06F1/3203—Power management, i.e. event-based initiation of a power-saving mode
- G06F1/3234—Power saving characterised by the action undertaken
- G06F1/3296—Power saving characterised by the action undertaken by lowering the supply or operating voltage
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/0223—User address space allocation, e.g. contiguous or non contiguous base addressing
- G06F12/0292—User address space allocation, e.g. contiguous or non contiguous base addressing using tables or multilevel address translation means
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
- G06F12/1027—Address translation using associative or pseudo-associative address translation means, e.g. translation look-aside buffer [TLB]
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
- G06F12/10—Address translation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/15—Use in a specific computing environment
- G06F2212/151—Emulated environment, e.g. virtual machine
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/20—Employing a main memory using a specific memory technology
- G06F2212/205—Hybrid memory, e.g. using both volatile and non-volatile memory
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/65—Details of virtual memory and virtual address translation
- G06F2212/651—Multi-level translation tables
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2212/00—Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures
- G06F2212/65—Details of virtual memory and virtual address translation
- G06F2212/657—Virtual address space management
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02D—CLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
- Y02D10/00—Energy efficient computing, e.g. low power processors, power management or thermal management
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Memory System (AREA)
- Information Transfer Between Computers (AREA)
- Power Sources (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US13/568,523 US9047090B2 (en) | 2012-08-07 | 2012-08-07 | Methods, systems and devices for hybrid memory management |
PCT/US2013/045685 WO2014025454A1 (en) | 2012-08-07 | 2013-06-13 | Methods, systems and devices for hybrid memory management |
Publications (1)
Publication Number | Publication Date |
---|---|
IN2015MN00051A true IN2015MN00051A (de) | 2015-10-16 |
Family
ID=48747725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IN51MUN2015 IN2015MN00051A (de) | 2012-08-07 | 2013-06-13 |
Country Status (6)
Country | Link |
---|---|
US (1) | US9047090B2 (de) |
EP (1) | EP2883146A1 (de) |
JP (1) | JP5916955B2 (de) |
CN (1) | CN104520823B (de) |
IN (1) | IN2015MN00051A (de) |
WO (1) | WO2014025454A1 (de) |
Families Citing this family (53)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8515052B2 (en) | 2007-12-17 | 2013-08-20 | Wai Wu | Parallel signal processing system and method |
GB2495959A (en) | 2011-10-26 | 2013-05-01 | Imagination Tech Ltd | Multi-threaded memory access processor |
US10303618B2 (en) * | 2012-09-25 | 2019-05-28 | International Business Machines Corporation | Power savings via dynamic page type selection |
US9355032B2 (en) | 2012-10-08 | 2016-05-31 | International Business Machines Corporation | Supporting multiple types of guests by a hypervisor |
US9348757B2 (en) | 2012-10-08 | 2016-05-24 | International Business Machines Corporation | System supporting multiple partitions with differing translation formats |
US9600419B2 (en) * | 2012-10-08 | 2017-03-21 | International Business Machines Corporation | Selectable address translation mechanisms |
US9355040B2 (en) | 2012-10-08 | 2016-05-31 | International Business Machines Corporation | Adjunct component to provide full virtualization using paravirtualized hypervisors |
US9740624B2 (en) | 2012-10-08 | 2017-08-22 | International Business Machines Corporation | Selectable address translation mechanisms within a partition |
US9280488B2 (en) | 2012-10-08 | 2016-03-08 | International Business Machines Corporation | Asymmetric co-existent address translation structure formats |
US9448612B2 (en) * | 2012-11-12 | 2016-09-20 | International Business Machines Corporation | Management to reduce power consumption in virtual memory provided by plurality of different types of memory devices |
US10210096B2 (en) * | 2013-10-01 | 2019-02-19 | Ampere Computing Llc | Multi-stage address translation for a computing device |
US10282100B2 (en) | 2014-08-19 | 2019-05-07 | Samsung Electronics Co., Ltd. | Data management scheme in virtualized hyperscale environments |
US10437479B2 (en) | 2014-08-19 | 2019-10-08 | Samsung Electronics Co., Ltd. | Unified addressing and hierarchical heterogeneous storage and memory |
GB2536201B (en) | 2015-03-02 | 2021-08-18 | Advanced Risc Mach Ltd | Handling address translation requests |
US10157008B2 (en) | 2015-04-29 | 2018-12-18 | Qualcomm Incorporated | Systems and methods for optimizing memory power consumption in a heterogeneous system memory |
US9547361B2 (en) * | 2015-04-29 | 2017-01-17 | Qualcomm Incorporated | Methods and apparatuses for memory power reduction |
US9977730B2 (en) * | 2015-05-08 | 2018-05-22 | Dell Products, Lp | System and method for optimizing system memory and input/output operations memory |
US10007435B2 (en) | 2015-05-21 | 2018-06-26 | Micron Technology, Inc. | Translation lookaside buffer in memory |
JP6212073B2 (ja) * | 2015-06-29 | 2017-10-11 | ファナック株式会社 | プログラムの内容に応じて格納先を自動選択する機能を備えた数値制御装置 |
US9690494B2 (en) * | 2015-07-21 | 2017-06-27 | Qualcomm Incorporated | Managing concurrent access to multiple storage bank domains by multiple interfaces |
US10003529B2 (en) * | 2015-08-04 | 2018-06-19 | Telefonaktiebolaget Lm Ericsson (Publ) | Method and system for memory allocation in a software-defined networking (SDN) system |
US9740438B2 (en) * | 2015-08-20 | 2017-08-22 | Sap Se | Allocating memory on multiple types of main memory technologies from software application layer |
US20170108914A1 (en) * | 2015-10-16 | 2017-04-20 | Qualcomm Incorporated | System and method for memory channel interleaving using a sliding threshold address |
US20170108911A1 (en) * | 2015-10-16 | 2017-04-20 | Qualcomm Incorporated | System and method for page-by-page memory channel interleaving |
US11762764B1 (en) * | 2015-12-02 | 2023-09-19 | Pure Storage, Inc. | Writing data in a storage system that includes a first type of storage device and a second type of storage device |
GB2545170B (en) * | 2015-12-02 | 2020-01-08 | Imagination Tech Ltd | GPU virtualisation |
US20170168541A1 (en) | 2015-12-15 | 2017-06-15 | Intel Corporation | Processor core energy management |
US20170185292A1 (en) * | 2015-12-23 | 2017-06-29 | Intel Corporation | Memory Management of High-Performance Memory |
CN105676727B (zh) * | 2016-01-11 | 2018-03-02 | 西北工业大学 | 一种发动机燃油供应系统控制时序存储和读取方法 |
US10140216B2 (en) * | 2016-01-21 | 2018-11-27 | Arm Limited | Measuring address translation latency |
US9830086B2 (en) * | 2016-03-03 | 2017-11-28 | Samsung Electronics Co., Ltd. | Hybrid memory controller for arbitrating access to volatile and non-volatile memories in a hybrid memory group |
US20170262367A1 (en) * | 2016-03-11 | 2017-09-14 | Qualcomm Incorporated | Multi-rank collision reduction in a hybrid parallel-serial memory system |
CN106657718B (zh) * | 2016-11-07 | 2019-12-06 | 金陵科技学院 | 实现虚拟现实的数据传送系统及其方法 |
US10866912B2 (en) | 2017-03-10 | 2020-12-15 | Toshiba Memory Corporation | Integrated heterogeneous solid state storage drive |
CN107102824B (zh) * | 2017-05-26 | 2019-08-30 | 华中科技大学 | 一种基于存储和加速优化的Hadoop异构方法和系统 |
US11049009B2 (en) | 2017-06-12 | 2021-06-29 | Western Digital Technologies, Inc. | Identifying memory block write endurance using machine learning |
US10445009B2 (en) * | 2017-06-30 | 2019-10-15 | Intel Corporation | Systems and methods of controlling memory footprint |
US10783252B2 (en) | 2017-08-23 | 2020-09-22 | Qualcomm Incorporated | System and method for booting within a heterogeneous memory environment |
US10691805B2 (en) * | 2018-02-14 | 2020-06-23 | GM Global Technology Operations LLC | Resident manufacturing test software based system for mitigating risks associated with vehicle control modules |
US20190370009A1 (en) * | 2018-06-03 | 2019-12-05 | Apple Inc. | Intelligent swap for fatigable storage mediums |
CN110928737B (zh) | 2018-09-19 | 2021-05-18 | 华为技术有限公司 | 监控样本进程的内存访问行为的方法和装置 |
US11176493B2 (en) | 2019-04-29 | 2021-11-16 | Google Llc | Virtualizing external memory as local to a machine learning accelerator |
CN112016693B (zh) * | 2019-05-30 | 2021-06-04 | 中兴通讯股份有限公司 | 机器学习引擎实现方法及装置、终端设备、存储介质 |
CN110265029A (zh) * | 2019-06-21 | 2019-09-20 | 百度在线网络技术(北京)有限公司 | 语音芯片和电子设备 |
US11099758B2 (en) * | 2019-07-16 | 2021-08-24 | Facebook Technologies, Llc | Memory management of computing devices |
US10996975B2 (en) | 2019-08-22 | 2021-05-04 | Micron Technology, Inc. | Hierarchical memory systems |
US11494311B2 (en) | 2019-09-17 | 2022-11-08 | Micron Technology, Inc. | Page table hooks to memory types |
US11650742B2 (en) * | 2019-09-17 | 2023-05-16 | Micron Technology, Inc. | Accessing stored metadata to identify memory devices in which data is stored |
JP2021051420A (ja) | 2019-09-24 | 2021-04-01 | 株式会社東芝 | 仮想化支援デバイス及び仮想化支援デバイスの制御方法 |
US11733763B2 (en) * | 2020-08-06 | 2023-08-22 | Micron Technology, Inc. | Intelligent low power modes for deep learning accelerator and random access memory |
WO2022118322A1 (en) * | 2020-12-02 | 2022-06-09 | Unifabrix Ltd. | System and method for multimodal computer address space provisioning |
US11791326B2 (en) | 2021-05-10 | 2023-10-17 | International Business Machines Corporation | Memory and logic chip stack with a translator chip |
US20240168535A1 (en) * | 2022-11-22 | 2024-05-23 | Gopro, Inc. | Dynamic power allocation for memory using multiple interleaving patterns |
Family Cites Families (15)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH04230508A (ja) * | 1990-10-29 | 1992-08-19 | Internatl Business Mach Corp <Ibm> | 低電力消費メモリ装置 |
JPH11242629A (ja) * | 1997-10-09 | 1999-09-07 | Matsushita Electric Ind Co Ltd | メモリシステム |
US7330954B2 (en) * | 2002-04-18 | 2008-02-12 | Intel Corporation | Storing information in one of at least two storage devices based on a storage parameter and an attribute of the storage devices |
JP2004310580A (ja) * | 2003-04-09 | 2004-11-04 | Mitsubishi Electric Corp | メモリマップ最適化方式及びメモリマップ最適化方法 |
US7774556B2 (en) | 2006-11-04 | 2010-08-10 | Virident Systems Inc. | Asymmetric memory migration in hybrid main memory |
US8156299B2 (en) | 2007-10-19 | 2012-04-10 | Virident Systems Inc. | Managing memory systems containing components with asymmetric characteristics |
GB2460393B (en) | 2008-02-29 | 2012-03-28 | Advanced Risc Mach Ltd | A data processing apparatus and method for controlling access to secure memory by virtual machines executing on processing circuitry |
JP2011022933A (ja) * | 2009-07-17 | 2011-02-03 | Toshiba Corp | メモリ管理装置を含む情報処理装置及びメモリ管理方法 |
KR101038167B1 (ko) | 2008-09-09 | 2011-05-31 | 가부시끼가이샤 도시바 | 프로세서로부터 메모리로의 액세스를 관리하는 메모리 관리 장치를 포함하는 정보 처리 장치 및 메모리 관리 방법 |
GB2474666B (en) | 2009-10-21 | 2015-07-15 | Advanced Risc Mach Ltd | Hardware resource management within a data processing system |
US8589650B2 (en) * | 2010-05-17 | 2013-11-19 | Texas Instruments Incorporated | Dynamically configurable memory system |
GB2483906C (en) * | 2010-09-24 | 2019-10-09 | Advanced Risc Mach Ltd | Selection of debug instruction set for debugging of a data processing apparatus |
GB2483907A (en) | 2010-09-24 | 2012-03-28 | Advanced Risc Mach Ltd | Privilege level switching for data processing circuitry when in a debug mode |
US8239620B2 (en) | 2010-09-27 | 2012-08-07 | Mips Technologies, Inc. | Microprocessor with dual-level address translation |
US8990538B2 (en) | 2010-11-05 | 2015-03-24 | Microsoft Corporation | Managing memory with limited write cycles in heterogeneous memory systems |
-
2012
- 2012-08-07 US US13/568,523 patent/US9047090B2/en active Active
-
2013
- 2013-06-13 WO PCT/US2013/045685 patent/WO2014025454A1/en active Application Filing
- 2013-06-13 IN IN51MUN2015 patent/IN2015MN00051A/en unknown
- 2013-06-13 JP JP2015526533A patent/JP5916955B2/ja not_active Expired - Fee Related
- 2013-06-13 CN CN201380041635.XA patent/CN104520823B/zh not_active Expired - Fee Related
- 2013-06-13 EP EP13734550.0A patent/EP2883146A1/de not_active Withdrawn
Also Published As
Publication number | Publication date |
---|---|
CN104520823A (zh) | 2015-04-15 |
EP2883146A1 (de) | 2015-06-17 |
US20140047251A1 (en) | 2014-02-13 |
JP2015528597A (ja) | 2015-09-28 |
JP5916955B2 (ja) | 2016-05-11 |
CN104520823B (zh) | 2016-05-04 |
WO2014025454A1 (en) | 2014-02-13 |
US9047090B2 (en) | 2015-06-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IN2015MN00051A (de) | ||
WO2014031495A3 (en) | Translation look-aside buffer with prefetching | |
WO2015081308A3 (en) | Dynamic i/o virtualization | |
WO2010144216A3 (en) | Processor and method for dynamic and selective alteration of address translation | |
GB2511957A (en) | Processor with kernel mode access to user space virtual addresses | |
GB2519015A (en) | Managing accessing page table entries | |
IN2015DN01637A (de) | ||
MY156692A (en) | Translation table control | |
BR112012004052A2 (pt) | conjuntos de entropia para máquinas virtuais | |
BR112015003786A2 (pt) | redimensionamento de uma instância de máquina virtual | |
TWD160824S (zh) | 連接器之部分 | |
EP2498183A3 (de) | Schutz eines virtuellen Gastmaschinenspeichers | |
BR112013006110A2 (pt) | interação baseada em gesto com dados de tráfego | |
WO2012068486A3 (en) | Load/store circuitry for a processing cluster | |
EA201490178A1 (ru) | Стабилизированные композиции для местного применения, содержащие микрокапсулы с ядром и оболочкой | |
BR112015006426A2 (pt) | composições nutricionais que incluem beta-hidróxi-beta-metilbutirato de cálcio, proteína e baixos níveis de eletrólitos | |
GB2514500A (en) | Hybrid Address Translation | |
EP2519882A4 (de) | Virtualisierung von chip-aktivierungen | |
GB2520856A (en) | Enabling Virtualization of a processor resource | |
GB2518785A (en) | Concurrent control for a page miss handler | |
AU2014204064B2 (en) | Shared and managed memory unified access | |
BR112015030435A2 (pt) | temporizadores por processador virtuais para sistemas de processador múltiplo | |
WO2013039801A3 (en) | Efficiently providing multiple metadata representations of the same type | |
BR112016030928A2 (pt) | Encapsulante de um módulo fotovoltaico, uso do encapsulante e módulo fotovoltaico | |
WO2008120325A1 (ja) | スイッチ、情報処理装置およびアドレス変換方法 |