IL141380A - An analog to digital converter with a buoyancy point - Google Patents

An analog to digital converter with a buoyancy point

Info

Publication number
IL141380A
IL141380A IL14138099A IL14138099A IL141380A IL 141380 A IL141380 A IL 141380A IL 14138099 A IL14138099 A IL 14138099A IL 14138099 A IL14138099 A IL 14138099A IL 141380 A IL141380 A IL 141380A
Authority
IL
Israel
Prior art keywords
input
output
bit
nodes
signal
Prior art date
Application number
IL14138099A
Other languages
English (en)
Hebrew (he)
Other versions
IL141380A0 (en
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from SE9802787A external-priority patent/SE512561C2/sv
Priority claimed from SE9901624A external-priority patent/SE9901624D0/xx
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Publication of IL141380A0 publication Critical patent/IL141380A0/xx
Publication of IL141380A publication Critical patent/IL141380A/en

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50Adding; Subtracting
    • HELECTRICITY
    • H03ELECTRONIC CIRCUITRY
    • H03MCODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12Analogue/digital converters
    • H03M1/18Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging
    • H03M1/186Automatic control for modifying the range of signals the converter can handle, e.g. gain ranging in feedforward mode, i.e. by determining the range to be selected directly from the input signal

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
  • Amplifiers (AREA)
IL14138099A 1998-08-20 1999-08-19 An analog to digital converter with a buoyancy point IL141380A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
SE9802787A SE512561C2 (sv) 1998-08-20 1998-08-20 Analog-till-digitalomvandlare av flyttalstyp
SE9901624A SE9901624D0 (sv) 1999-05-04 1999-05-04 Floating-point analog-to-digital converter
PCT/SE1999/001406 WO2000011790A1 (en) 1998-08-20 1999-08-19 Floating-point analog-to-digital converter

Publications (2)

Publication Number Publication Date
IL141380A0 IL141380A0 (en) 2002-03-10
IL141380A true IL141380A (en) 2004-12-15

Family

ID=26663369

Family Applications (1)

Application Number Title Priority Date Filing Date
IL14138099A IL141380A (en) 1998-08-20 1999-08-19 An analog to digital converter with a buoyancy point

Country Status (13)

Country Link
US (1) US6317070B1 (de)
EP (1) EP1105971B1 (de)
JP (1) JP4361693B2 (de)
KR (1) KR100733640B1 (de)
CN (1) CN1135704C (de)
AT (1) ATE264024T1 (de)
AU (1) AU756364B2 (de)
BR (1) BR9913067A (de)
DE (1) DE69916291D1 (de)
EE (1) EE04074B1 (de)
HK (1) HK1041985B (de)
IL (1) IL141380A (de)
WO (1) WO2000011790A1 (de)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10005605B4 (de) * 2000-02-09 2004-04-08 Infineon Technologies Ag Analoge Vorstufe
US20040134988A1 (en) * 2003-01-09 2004-07-15 Hand Held Products, Inc. Analog-to-digital converter with automatic range and sensitivity adjustment
US20060092067A1 (en) * 2004-10-29 2006-05-04 Don Liu Front end circuit of voltage regulator
US7643573B2 (en) * 2006-03-17 2010-01-05 Cirrus Logic, Inc. Power management in a data acquisition system
KR100823835B1 (ko) 2006-12-29 2008-04-21 엘에스산전 주식회사 아날로그/디지털 변환기 및 그 방법
US7705763B2 (en) * 2008-07-21 2010-04-27 Tokyo Institute Of Technology A-D convert apparatus
WO2010150699A1 (ja) * 2009-06-24 2010-12-29 旭硝子株式会社 撥水撥油剤および撥水撥油剤組成物
GB201102562D0 (en) * 2011-02-14 2011-03-30 Nordic Semiconductor Asa Analogue-to-digital converter
US8456340B2 (en) * 2011-04-13 2013-06-04 Analog Devices, Inc. Self-timed digital-to-analog converter
US8698666B1 (en) 2012-10-01 2014-04-15 Omnivision Technologies, Inc. Random estimation analog-to-digital converter

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2441956A1 (fr) * 1978-11-17 1980-06-13 Inst Francais Du Petrole Methode d'amplification de signaux multiplexes et dispositif de mise en oeuvre
FR2592537B1 (fr) * 1985-12-30 1991-05-31 Inst Francais Du Petrole Dispositif pour l'amplification et l'echantillonnage de signaux analogiques multiplexes.
FR2626423A1 (fr) * 1988-01-21 1989-07-28 Inst Francais Du Petrole Dispositif d'acquisition pour la numerisation de signaux a grande dynamique
US5053770A (en) * 1990-05-18 1991-10-01 Analogic Corporation Digital autozero circuit operable in a plurality of modes with separate storage for offset corrections for each mode
US5061927A (en) * 1990-07-31 1991-10-29 Q-Dot, Inc. Floating point analog to digital converter

Also Published As

Publication number Publication date
AU756364B2 (en) 2003-01-09
HK1041985B (zh) 2004-10-08
KR100733640B1 (ko) 2007-06-28
EP1105971A1 (de) 2001-06-13
JP2002523957A (ja) 2002-07-30
IL141380A0 (en) 2002-03-10
AU5665999A (en) 2000-03-14
EP1105971B1 (de) 2004-04-07
KR20010099619A (ko) 2001-11-09
US6317070B1 (en) 2001-11-13
CN1135704C (zh) 2004-01-21
WO2000011790A1 (en) 2000-03-02
ATE264024T1 (de) 2004-04-15
EE200100100A (et) 2002-06-17
HK1041985A1 (en) 2002-07-26
DE69916291D1 (de) 2004-05-13
BR9913067A (pt) 2001-05-08
JP4361693B2 (ja) 2009-11-11
EE04074B1 (et) 2003-06-16
CN1324516A (zh) 2001-11-28

Similar Documents

Publication Publication Date Title
US5574457A (en) Switched capacitor gain stage
US6441769B1 (en) Overcoming finite amplifier gain in a pipelined analog to digital converter
US7304598B1 (en) Shared amplifier circuit
US8248289B2 (en) Power and area efficient interleaved ADC
JP2014161005A (ja) パッシブ増幅回路およびアナログデジタルコンバータ
US6285309B1 (en) Nested pipelined analog-to-digital converter
US10069507B1 (en) Mismatch and reference common-mode offset insensitive single-ended switched capacitor gain stage
EP1105971B1 (de) Analog-zu-digitalkonvertierer mit fliessendem punkt
US6166595A (en) Linearization technique for analog to digital converters
Fu et al. Digital background calibration of a 10 b 40 M sample/s parallel pipelined ADC
US8487792B2 (en) Method of gain calibration of an ADC stage and an ADC stage
KR20190021634A (ko) 연산 증폭기 이득 보상 기능을 가지는 이산-시간 적분기 회로
US20020030544A1 (en) System and method providing level shifting in single ended to differential conversion
Yuan et al. Floating-point analog-to-digital converter
US10541698B1 (en) Switched capacitor multiplying digital-to-analog converter
El-Sankary et al. 10-b 100-MS/s two-channel time-interleaved pipelined ADC
Huang et al. A time-interleaved pipelined ADC chip design for 4-G application
US6750799B1 (en) A/D conversion technique using digital averages
CN111147077B (zh) 用于模拟数字转换器残余放大器的增益校准装置及方法
US20090091483A1 (en) Flash analog to digital converter (adc)
JP4121969B2 (ja) アナログデジタル変換器
Ma et al. Design of 10-bit 50Ms/s asynchronous logic SAR ADC
You et al. A 3.3 V 14-bit 10 MSPS calibration-free CMOS pipelined A/D converter
EP3291443B1 (de) Differentielle verstärkungsebenenschaltung und verfahren zur vervielfachung einer spannung
Shu et al. A BiCMOS fully-differential 10-bit 40 MHz pipelined ADC

Legal Events

Date Code Title Description
FF Patent granted
KB Patent renewed
KB Patent renewed
EXP Patent expired