IL130563A - Method and apparatus for bit cell ground choking for improved memory write margin - Google Patents
Method and apparatus for bit cell ground choking for improved memory write marginInfo
- Publication number
- IL130563A IL130563A IL13056397A IL13056397A IL130563A IL 130563 A IL130563 A IL 130563A IL 13056397 A IL13056397 A IL 13056397A IL 13056397 A IL13056397 A IL 13056397A IL 130563 A IL130563 A IL 130563A
- Authority
- IL
- Israel
- Prior art keywords
- choking
- bit cell
- memory write
- improved memory
- write margin
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/41—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger
- G11C11/412—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming static cells with positive feedback, i.e. cells not needing refreshing or charge regeneration, e.g. bistable multivibrator or Schmitt trigger using field-effect transistors only
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Static Random-Access Memory (AREA)
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08/775,796 US5898610A (en) | 1996-12-31 | 1996-12-31 | Method and apparatus for bit cell ground choking for improved memory write margin |
PCT/US1997/023214 WO1998029875A1 (en) | 1996-12-31 | 1997-12-11 | A method and apparatus for bit cell ground choking for improved memory write margin |
Publications (2)
Publication Number | Publication Date |
---|---|
IL130563A0 IL130563A0 (en) | 2000-06-01 |
IL130563A true IL130563A (en) | 2003-10-31 |
Family
ID=25105532
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IL13056397A IL130563A (en) | 1996-12-31 | 1997-12-11 | Method and apparatus for bit cell ground choking for improved memory write margin |
Country Status (7)
Country | Link |
---|---|
US (1) | US5898610A (ko) |
JP (1) | JP2001525098A (ko) |
KR (1) | KR100343029B1 (ko) |
AU (1) | AU5528998A (ko) |
IL (1) | IL130563A (ko) |
TW (1) | TW353180B (ko) |
WO (1) | WO1998029875A1 (ko) |
Families Citing this family (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6529400B1 (en) * | 2000-12-15 | 2003-03-04 | Lsi Logic Corporation | Source pulsed, dynamic threshold complementary metal oxide semiconductor static RAM cells |
JP2002298586A (ja) * | 2001-04-02 | 2002-10-11 | Nec Corp | 半導体記憶装置のデータ書き込み方法及び半導体記憶装置 |
US6862207B2 (en) | 2002-10-15 | 2005-03-01 | Intel Corporation | Static random access memory |
US6891745B2 (en) * | 2002-11-08 | 2005-05-10 | Taiwan Semiconductor Manufacturing Company | Design concept for SRAM read margin |
JP2004199829A (ja) * | 2002-12-20 | 2004-07-15 | Matsushita Electric Ind Co Ltd | 半導体記憶装置 |
JP2006196124A (ja) | 2005-01-14 | 2006-07-27 | Nec Electronics Corp | メモリセル及び半導体集積回路装置 |
US7403426B2 (en) * | 2005-05-25 | 2008-07-22 | Intel Corporation | Memory with dynamically adjustable supply |
US7596012B1 (en) | 2006-12-04 | 2009-09-29 | Marvell International Ltd. | Write-assist and power-down circuit for low power SRAM applications |
US8264896B2 (en) * | 2008-07-31 | 2012-09-11 | Freescale Semiconductor, Inc. | Integrated circuit having an array supply voltage control circuit |
JP5305103B2 (ja) * | 2009-09-02 | 2013-10-02 | 日本電信電話株式会社 | メモリ回路 |
US9230637B1 (en) | 2014-09-09 | 2016-01-05 | Globalfoundries Inc. | SRAM circuit with increased write margin |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US33694A (en) * | 1861-11-12 | Improved fan-blower | ||
USRE33694E (en) * | 1984-07-26 | 1991-09-17 | Texas Instruments Incorporated | Dynamic memory array with segmented bit lines |
JPH0799630B2 (ja) * | 1990-09-11 | 1995-10-25 | 株式会社東芝 | スタティック型半導体記憶装置 |
-
1996
- 1996-12-31 US US08/775,796 patent/US5898610A/en not_active Expired - Lifetime
-
1997
- 1997-12-11 KR KR1019997005947A patent/KR100343029B1/ko not_active IP Right Cessation
- 1997-12-11 WO PCT/US1997/023214 patent/WO1998029875A1/en active IP Right Grant
- 1997-12-11 JP JP53007998A patent/JP2001525098A/ja not_active Ceased
- 1997-12-11 IL IL13056397A patent/IL130563A/xx not_active IP Right Cessation
- 1997-12-11 AU AU55289/98A patent/AU5528998A/en not_active Abandoned
- 1997-12-26 TW TW086119800A patent/TW353180B/zh not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
WO1998029875A1 (en) | 1998-07-09 |
TW353180B (en) | 1999-02-21 |
US5898610A (en) | 1999-04-27 |
AU5528998A (en) | 1998-07-31 |
IL130563A0 (en) | 2000-06-01 |
KR20000069801A (ko) | 2000-11-25 |
JP2001525098A (ja) | 2001-12-04 |
KR100343029B1 (ko) | 2002-07-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU4985297A (en) | Method and apparatus for improved data retention in nonvolatile memory via equalization of cell voltage levels | |
GB2294562B (en) | Memory card and recording,reproducing and erasing method using the same | |
AU3124700A (en) | Floating gate memory apparatus and method for selected programming thereof | |
GB2359919B (en) | Apparatus and method for writing and reproducing data | |
AU9604698A (en) | Method and apparatus for two step memory write operations | |
AU5474100A (en) | Method and apparatus for decreasing block write operation times performed on nonvolatile memory | |
SG95599A1 (en) | Data storage device and data storage method | |
EP0800732A4 (en) | METHOD AND EQUIPMENT FOR PROTECTING DATA STORED IN SEMICONDUCTOR MEMORY CELLS | |
AU4754297A (en) | Method and apparatus for combining a volatile and a nonvolatile memory array | |
SG73608A1 (en) | Data processing apparatus and method and storage medium | |
AU6319598A (en) | Method and apparatus for verifying erasure of memory blocks within a non-volatile memory structure | |
HK1008587A1 (en) | Secret data storage device and secret data reading method | |
EP1189139A4 (en) | RECORDING SYSTEM, DATA RECORDING DEVICE, MEMORY DEVICE, AND DATA RECORDING METHOD | |
EP0613150A3 (en) | Semiconductor memory device and its data erasure method. | |
SG77144A1 (en) | Memory system and data transfer method | |
EP0684582A3 (en) | Method and device for storing and accessing font data. | |
HK1035255A1 (en) | Method and apparatus for a serial access memory. | |
HK1012099A1 (en) | Data storage and data retrieval apparatus and method | |
SG87017A1 (en) | Data processing apparatus and method and storage medium | |
EP0656663A3 (en) | Non-liquid semiconductor memory device and erase and manufacture method. | |
EP1134662A4 (en) | RECORDING SYSTEM, DATA RECEIVING DEVICE, MEMORY DEVICE AND DATA ACQUISITION METHOD | |
SG70670A1 (en) | Write driver and bit line precharge apparatus and method | |
IL130563A (en) | Method and apparatus for bit cell ground choking for improved memory write margin | |
EP0820014A4 (en) | MEMORY ACCESS METHOD AND DATA PROCESSOR | |
GB9517792D0 (en) | Apparatus and method for remotely reading data storage devices |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
FF | Patent granted | ||
KB20 | Patent renewed for 20 years | ||
EXP | Patent expired |