IE790936L - Data processing system - Google Patents

Data processing system

Info

Publication number
IE790936L
IE790936L IE790936A IE93679A IE790936L IE 790936 L IE790936 L IE 790936L IE 790936 A IE790936 A IE 790936A IE 93679 A IE93679 A IE 93679A IE 790936 L IE790936 L IE 790936L
Authority
IE
Ireland
Prior art keywords
bit
bit words
word
processing system
eao
Prior art date
Application number
IE790936A
Other versions
IE48117B1 (en
Original Assignee
Int Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Int Standard Electric Corp filed Critical Int Standard Electric Corp
Publication of IE790936L publication Critical patent/IE790936L/en
Publication of IE48117B1 publication Critical patent/IE48117B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/34—Addressing or accessing the instruction operand or the result ; Formation of operand address; Addressing modes
    • G06F9/342—Extension of operand address space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/04—Addressing variable-length words or parts of words
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/06—Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication
    • G06F12/0615—Address space extension
    • G06F12/0623—Address space extension for memory modules

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • Executing Machine-Instructions (AREA)
  • Dram (AREA)
  • Control Of Position, Course, Altitude, Or Attitude Of Moving Bodies (AREA)
  • Complex Calculations (AREA)
  • Image Input (AREA)

Abstract

A data processing system includes, e.g. four memory blocks (MB0-MB3) each of which stores two different word lengths, e.g. two thousand 18-bit words (EAO) and sixty-two thousand 16-bit words (A). The shorter 16-bit words are instructions with a 9-bit address part (V) which allows any one of a subset (EAO(SO)) of the 18-bit words in the same memory block to be addressed. The resulting accessed 18-bit word is used as an indirect address to any word in any one of the four memory blocks. Thus a processor based on 16- bit words may access a memory which is four times larger than the sixty-four thousand word memory usually regarded as the upper limit in a 16-bit processing system. The remaining subset (EAO(SI)) of 18-bit words not used for indirect addressing can be used for data. As 64K memories with 18 bits are not commercially available it is contemplated that 64K memories of 16-bit words be used with two 64K memories of 1 bit each to make up the 18 bit words. <IMAGE> [GB2020865A]
IE936/79A 1978-05-12 1979-08-08 Memory bank switching IE48117B1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
BE2056976A BE866996A (en) 1978-05-12 1978-05-12 DATA PROCESSING SYSTEM

Publications (2)

Publication Number Publication Date
IE790936L true IE790936L (en) 1979-11-12
IE48117B1 IE48117B1 (en) 1984-10-03

Family

ID=3865413

Family Applications (1)

Application Number Title Priority Date Filing Date
IE936/79A IE48117B1 (en) 1978-05-12 1979-08-08 Memory bank switching

Country Status (6)

Country Link
BE (1) BE866996A (en)
BR (1) BR7902676A (en)
GB (1) GB2020865B (en)
IE (1) IE48117B1 (en)
NO (1) NO156025C (en)
ZA (1) ZA791924B (en)

Also Published As

Publication number Publication date
NO156025B (en) 1987-03-30
GB2020865A (en) 1979-11-21
BR7902676A (en) 1979-11-27
NO791579L (en) 1979-11-13
IE48117B1 (en) 1984-10-03
NO156025C (en) 1987-07-08
BE866996A (en) 1978-11-13
ZA791924B (en) 1980-04-30
GB2020865B (en) 1982-05-06

Similar Documents

Publication Publication Date Title
JPS5652454A (en) Input/output control method of variable word length memory
GB1413739A (en) Address conversion units and data processing systems embodying the same
GB1532278A (en) Data processing system and memory module therefor
EP0228917A3 (en) Digital read/write memories
KR840000838A (en) Multi-Ward Memory Data Storage and Addressing Techniques and Devices
JPS5629769A (en) Word storing system
KR850002617A (en) Microcomputer Memory Paging System
JPS55157181A (en) Buffer memory control system
SE8104981L (en) METHOD AND DEVICE FOR ADDRESSING A MEMORY
KR940024599A (en) Data request method and data processing system
US4754435A (en) Semiconductor device having a memory circuit
IE790936L (en) Data processing system
JPS5616980A (en) Write-in system of one-bit of memory
JPS5561866A (en) Memory designation system
JPS57191773A (en) Image data rotating system
JPS5621261A (en) Processing system for memory unit read/write
JPS6426250A (en) Memory readout circuit for cpu
JPS55112661A (en) Memory control unit
JPS6112582B2 (en)
JPS5644950A (en) Memory device
JPS55147720A (en) Multimemory bus
KR890008827A (en) Dynamic memory
GB2036392A (en) Computer system having enhancement circuitry for memory accessing
JPS54104251A (en) Data processor
JPS5553744A (en) Microprogram storing system