IE44936L - Data transmission - Google Patents
Data transmissionInfo
- Publication number
- IE44936L IE44936L IE771095A IE109577A IE44936L IE 44936 L IE44936 L IE 44936L IE 771095 A IE771095 A IE 771095A IE 109577 A IE109577 A IE 109577A IE 44936 L IE44936 L IE 44936L
- Authority
- IE
- Ireland
- Prior art keywords
- signal
- signals
- tdm
- received
- frame clock
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/14—Monitoring arrangements
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/08—Intermediate station arrangements, e.g. for branching, for tapping-off
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Time-Division Multiplex Systems (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
Abstract
In transmission of digital time division multiplex signals, there is a requirement to mask out individual signals from the transmitted TDM signal (D1) in individual intermediate stations, and replace them by new signals which are at least almost synchronous, or else to assign free time slots of the TDM signal (D1). This new addition should be possible even if the transmitted TDM signals are badly distorted or not received at all. For this purpose, a second frame clock signal, which controls the addition of the digital signals arriving at the terminals (F22an), is generated in the transmission part (ST1) from the bit cycle signal (T1) (which is generated by the receiving part (ET1)) of the received TDM signal (D1). This second frame clock signal is controlled by the synchronisation pulses derived from the frame clock signal (TC) of the received TDM signal (D1) only in interference-free operation. <IMAGE>
[GB1578554A]
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE2624067A DE2624067C2 (en) | 1976-05-28 | 1976-05-28 | Method and arrangement for inserting digital signals into a digital multiplex signal |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| IE44936L true IE44936L (en) | 1977-11-28 |
| IE44936B1 IE44936B1 (en) | 1982-05-19 |
Family
ID=5979289
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| IE1095/77A IE44936B1 (en) | 1976-05-28 | 1977-05-27 | Improvements in or relating to methods of and arrangements for inserting digital signals into a digital-multiplex-signal |
Country Status (11)
| Country | Link |
|---|---|
| BE (1) | BE855154A (en) |
| CH (1) | CH627893A5 (en) |
| DE (1) | DE2624067C2 (en) |
| DK (1) | DK235877A (en) |
| FR (1) | FR2353183A1 (en) |
| GB (1) | GB1578554A (en) |
| IE (1) | IE44936B1 (en) |
| IT (1) | IT1080856B (en) |
| LU (1) | LU77437A1 (en) |
| NL (1) | NL7705905A (en) |
| SE (1) | SE7706255L (en) |
-
1976
- 1976-05-28 DE DE2624067A patent/DE2624067C2/en not_active Expired
-
1977
- 1977-05-03 CH CH549377A patent/CH627893A5/en not_active IP Right Cessation
- 1977-05-16 GB GB20413/77A patent/GB1578554A/en not_active Expired
- 1977-05-18 FR FR7715266A patent/FR2353183A1/en active Granted
- 1977-05-24 IT IT23922/77A patent/IT1080856B/en active
- 1977-05-27 LU LU77437A patent/LU77437A1/xx unknown
- 1977-05-27 DK DK235877A patent/DK235877A/en not_active Application Discontinuation
- 1977-05-27 IE IE1095/77A patent/IE44936B1/en unknown
- 1977-05-27 SE SE7706255A patent/SE7706255L/en unknown
- 1977-05-27 NL NL7705905A patent/NL7705905A/en not_active Application Discontinuation
- 1977-05-27 BE BE178007A patent/BE855154A/en unknown
Also Published As
| Publication number | Publication date |
|---|---|
| GB1578554A (en) | 1980-11-05 |
| DE2624067C2 (en) | 1984-07-26 |
| NL7705905A (en) | 1977-11-30 |
| BE855154A (en) | 1977-09-16 |
| CH627893A5 (en) | 1982-01-29 |
| IT1080856B (en) | 1985-05-16 |
| LU77437A1 (en) | 1977-09-09 |
| FR2353183A1 (en) | 1977-12-23 |
| DE2624067B1 (en) | 1977-11-17 |
| IE44936B1 (en) | 1982-05-19 |
| FR2353183B1 (en) | 1982-07-23 |
| SE7706255L (en) | 1977-11-29 |
| DK235877A (en) | 1977-11-29 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JPS54158810A (en) | Time-division multidirectional multiplex communication system | |
| JPS5636249A (en) | Clock reproducing circuit | |
| AU544077B2 (en) | Data synchronisation | |
| JPS5639694A (en) | Method and device for synchrnonizing timing in transmission of digital information signal | |
| ES440696A1 (en) | Data and signaling multiplexing in PCM systems via the framing code | |
| SE7500482L (en) | ||
| IE44936L (en) | Data transmission | |
| US4887261A (en) | Method and arrangement for transmitting a digital signal with a low bit rate in a time section, provided for higher bit rates, of a time division multiplexed signal | |
| GB1076063A (en) | Improvements in or relating to time-division multiplex communications | |
| JPS54161816A (en) | Time-division type information transmission device | |
| IE840596L (en) | Timing recovery circuit | |
| JPS5538633A (en) | Digital phase synchronization system | |
| ES475451A1 (en) | Clock recovery system for data receiver | |
| ATE120061T1 (en) | SYNCHRONIZING DEVICE FOR A DIGITAL SIGNAL. | |
| JPS53144217A (en) | Smapling clock reproducer | |
| JPS53115120A (en) | Intra-office phase synchronous system | |
| JPS5739639A (en) | Delay type phase correction system | |
| JPS57106264A (en) | System for data reproducing | |
| JPS5799050A (en) | Baud rate remote setting system | |
| JPS5689156A (en) | Repeater for digital communication | |
| JPS5631247A (en) | Communication system | |
| JPS5789355A (en) | Communication system for loop communication network | |
| JPS57157660A (en) | Signal transmission system | |
| JPS5575361A (en) | Time-division multi-direction multiple transmission system | |
| JPS5610756A (en) | Equalizing system of reception route length |