HU177385B - Expandable memory for damping phase noise in systems transferring digital signals - Google Patents
Expandable memory for damping phase noise in systems transferring digital signals Download PDFInfo
- Publication number
- HU177385B HU177385B HU77SO1207A HUSO001207A HU177385B HU 177385 B HU177385 B HU 177385B HU 77SO1207 A HU77SO1207 A HU 77SO1207A HU SO001207 A HUSO001207 A HU SO001207A HU 177385 B HU177385 B HU 177385B
- Authority
- HU
- Hungary
- Prior art keywords
- input
- output
- circuit
- unit
- series
- Prior art date
Links
- 230000015654 memory Effects 0.000 title claims description 45
- 238000013016 damping Methods 0.000 title 1
- 230000000903 blocking effect Effects 0.000 claims description 6
- 239000000945 filler Substances 0.000 claims description 6
- 230000008054 signal transmission Effects 0.000 claims description 5
- 230000005540 biological transmission Effects 0.000 claims description 3
- 238000001208 nuclear magnetic resonance pulse sequence Methods 0.000 claims description 3
- 239000013078 crystal Substances 0.000 claims description 2
- XEEYBQQBJWHFJM-UHFFFAOYSA-N Iron Chemical group [Fe] XEEYBQQBJWHFJM-UHFFFAOYSA-N 0.000 claims 1
- 238000012544 monitoring process Methods 0.000 abstract 1
- 239000010453 quartz Substances 0.000 abstract 1
- VYPSYNLAJGMNEJ-UHFFFAOYSA-N silicon dioxide Inorganic materials O=[Si]=O VYPSYNLAJGMNEJ-UHFFFAOYSA-N 0.000 abstract 1
- 238000010586 diagram Methods 0.000 description 12
- 238000000034 method Methods 0.000 description 6
- 238000012935 Averaging Methods 0.000 description 3
- 230000008878 coupling Effects 0.000 description 2
- 238000010168 coupling process Methods 0.000 description 2
- 238000005859 coupling reaction Methods 0.000 description 2
- 238000004519 manufacturing process Methods 0.000 description 2
- 230000000737 periodic effect Effects 0.000 description 2
- 230000001360 synchronised effect Effects 0.000 description 2
- 230000015572 biosynthetic process Effects 0.000 description 1
- 238000004891 communication Methods 0.000 description 1
- 230000001186 cumulative effect Effects 0.000 description 1
- 238000012217 deletion Methods 0.000 description 1
- 230000037430 deletion Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 238000000605 extraction Methods 0.000 description 1
- 230000017525 heat dissipation Effects 0.000 description 1
- 230000010355 oscillation Effects 0.000 description 1
- 230000004044 response Effects 0.000 description 1
- 230000000630 rising effect Effects 0.000 description 1
- 238000007493 shaping process Methods 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04J—MULTIPLEX COMMUNICATION
- H04J3/00—Time-division multiplex systems
- H04J3/02—Details
- H04J3/06—Synchronising arrangements
- H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
- H04J3/073—Bit stuffing, e.g. PDH
Landscapes
- Engineering & Computer Science (AREA)
- Computer Networks & Wireless Communication (AREA)
- Signal Processing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Time-Division Multiplex Systems (AREA)
- Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT30815/76A IT1074199B (it) | 1976-12-23 | 1976-12-23 | Memoria elastica per la soppressione del disturbo di fase (jitter)nei sistemi di trasmissione per segnali digitali |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| HU177385B true HU177385B (en) | 1981-09-28 |
Family
ID=11232234
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| HU77SO1207A HU177385B (en) | 1976-12-23 | 1977-12-23 | Expandable memory for damping phase noise in systems transferring digital signals |
Country Status (13)
| Country | Link |
|---|---|
| US (1) | US4147895A (enExample) |
| AU (1) | AU513788B2 (enExample) |
| BR (1) | BR7708330A (enExample) |
| DE (1) | DE2757462A1 (enExample) |
| GR (1) | GR61361B (enExample) |
| HU (1) | HU177385B (enExample) |
| IN (1) | IN149543B (enExample) |
| IT (1) | IT1074199B (enExample) |
| MX (1) | MX144036A (enExample) |
| NO (1) | NO774211L (enExample) |
| NZ (1) | NZ186017A (enExample) |
| PL (1) | PL118047B1 (enExample) |
| TR (1) | TR20164A (enExample) |
Families Citing this family (17)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| IT1159938B (it) * | 1978-10-18 | 1987-03-04 | Sits Soc It Telecom Siemens | Memoria elastica per demultiplatore sincrono di particolare applicazione nei sistemi di trasmissione a divisione di tempo |
| CA1150427A (en) * | 1980-02-21 | 1983-07-19 | Keith G. Wright | Universal demultiplexer |
| DE3202540A1 (de) * | 1982-01-27 | 1983-08-04 | AEG-Telefunken Nachrichtentechnik GmbH, 7150 Backnang | Verfahren und anordnung zur taktsynchronisierung auf der empfangsseite eines plesiochronen uebertragungssytems |
| US4488294A (en) * | 1982-03-30 | 1984-12-11 | At&T Bell Laboratories | Establishing and supporting data traffic in private branch exchanges |
| US4694472A (en) * | 1982-04-26 | 1987-09-15 | American Telephone And Telegraph Company | Clock adjustment method and apparatus for synchronous data communications |
| US4493090A (en) * | 1982-12-27 | 1985-01-08 | Raytheon Company | Memory system |
| DE3315372A1 (de) * | 1983-04-28 | 1984-10-31 | Philips Patentverwaltung Gmbh, 2000 Hamburg | Anordnung zur umsetzung eines anisochronen binaeren eingangssignales in ein isochrones binaeres ausgangssignal |
| DE3327380A1 (de) * | 1983-07-29 | 1985-02-07 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur bitraten-tranformation von digitalsignalen |
| US4780892A (en) * | 1984-10-05 | 1988-10-25 | Willi Studer Ag | Scanning frequency synchronization method and apparatus |
| GB8511585D0 (en) * | 1985-05-08 | 1985-06-12 | Hewlett Packard Ltd | Jitter measurement method |
| CA1232693A (en) * | 1985-09-05 | 1988-02-09 | Alan F. Graves | Network multiplex structure |
| JPH0626329B2 (ja) * | 1986-12-02 | 1994-04-06 | 日本電気株式会社 | スタツフ同期回路 |
| DE4016189A1 (de) * | 1990-05-19 | 1991-11-28 | Philips Patentverwaltung | Einrichtung zur phasenjitterreduzierung |
| ES2102938B1 (es) * | 1994-03-28 | 1998-04-16 | Alcatel Standard Electrica | Sistema de reduccion de fluctuaciones de fase en demultiplexores digitales. |
| US6980569B1 (en) | 1999-10-18 | 2005-12-27 | Siemens Communications, Inc. | Apparatus and method for optimizing packet length in ToL networks |
| US6683889B1 (en) | 1999-11-15 | 2004-01-27 | Siemens Information & Communication Networks, Inc. | Apparatus and method for adaptive jitter buffers |
| US6747999B1 (en) | 1999-11-15 | 2004-06-08 | Siemens Information And Communication Networks, Inc. | Jitter buffer adjustment algorithm |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US3504126A (en) * | 1967-05-22 | 1970-03-31 | Bell Telephone Labor Inc | Network synchronization in a time division switching system |
| JPS4943809B1 (enExample) * | 1968-10-25 | 1974-11-25 | ||
| US3805180A (en) * | 1972-12-27 | 1974-04-16 | A Widmer | Binary-coded signal timing recovery circuit |
| IT1037960B (it) * | 1975-05-09 | 1979-11-20 | Sits Soc It Telecom Siemens | Memoria elastica per multiplatore asincrono pcm |
| US4025720A (en) * | 1975-05-30 | 1977-05-24 | Gte Automatic Electric Laboratories Incorporated | Digital bit rate converter |
| US3992581A (en) * | 1975-09-02 | 1976-11-16 | Sperry Rand Corporation | Phase locked loop NRZ data repeater |
| SE398698B (sv) * | 1976-04-27 | 1978-01-09 | Ericsson Telefon Ab L M | Anordning for fassynkronisering av en formedlingsstation i ett digitalt telekommunikationsnet |
-
1976
- 1976-12-23 IT IT30815/76A patent/IT1074199B/it active
-
1977
- 1977-10-21 GR GR54628A patent/GR61361B/el unknown
- 1977-10-26 MX MX171104A patent/MX144036A/es unknown
- 1977-10-29 IN IN1559/CAL/77A patent/IN149543B/en unknown
- 1977-12-08 NO NO774211A patent/NO774211L/no unknown
- 1977-12-13 TR TR20164A patent/TR20164A/xx unknown
- 1977-12-15 BR BR7708330A patent/BR7708330A/pt unknown
- 1977-12-19 NZ NZ186017A patent/NZ186017A/xx unknown
- 1977-12-20 PL PL1977203161A patent/PL118047B1/pl unknown
- 1977-12-21 US US05/862,670 patent/US4147895A/en not_active Expired - Lifetime
- 1977-12-22 AU AU31868/77A patent/AU513788B2/en not_active Expired
- 1977-12-22 DE DE19772757462 patent/DE2757462A1/de not_active Withdrawn
- 1977-12-23 HU HU77SO1207A patent/HU177385B/hu unknown
Also Published As
| Publication number | Publication date |
|---|---|
| IN149543B (enExample) | 1982-01-16 |
| TR20164A (tr) | 1980-09-29 |
| DE2757462A1 (de) | 1978-06-29 |
| GR61361B (en) | 1978-10-26 |
| AU3186877A (en) | 1979-06-28 |
| AU513788B2 (en) | 1981-01-08 |
| IT1074199B (it) | 1985-04-17 |
| PL118047B1 (en) | 1981-09-30 |
| BR7708330A (pt) | 1979-07-03 |
| NO774211L (no) | 1978-06-26 |
| PL203161A1 (pl) | 1978-11-06 |
| NZ186017A (en) | 1982-02-23 |
| MX144036A (es) | 1981-08-19 |
| US4147895A (en) | 1979-04-03 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| HU177385B (en) | Expandable memory for damping phase noise in systems transferring digital signals | |
| US10917097B1 (en) | Circuits and methods for transferring two differentially encoded client clock domains over a third carrier clock domain between integrated circuits | |
| CA1230380A (en) | Optical communication system using digital pulse position modulation | |
| KR900006472B1 (ko) | 샘플링 클록 재생회로 | |
| JPH05505712A (ja) | データの同期化方法と同期回路 | |
| US20060020843A1 (en) | Technique to create link determinism | |
| JPH05503195A (ja) | ジッタクロック信号再生のためのクロックデジッタ回路 | |
| EP0010959A1 (en) | Phase lock loop | |
| US3136861A (en) | Pcm network synchronization | |
| CA1280473C (en) | Digital phase-locked loop circuits | |
| US5052022A (en) | Repeater and PLL circuit | |
| FI82348C (fi) | Kodare foer roerlig bild med fyllnadstecken med inre kodord. | |
| US4700357A (en) | Synchronizing stage for the acquisition of a synchronizing signal having low jitter from a biternary data sequence | |
| US4390985A (en) | Device for the synchronization of digital data transmitted in packets | |
| US4800340A (en) | Method and apparatus for generating a data recovery window | |
| US4604756A (en) | Device for recovering a synchronized clock signal from a signal sequence | |
| US3748393A (en) | Data transmission over pulse code modulation channels | |
| US4079371A (en) | Rate converter for digital signals having a negative feedback phase lock loop | |
| US4481648A (en) | Method and system for producing a synchronous signal from _cyclic-redundancy-coded digital data blocks | |
| US5014270A (en) | Device for synchronizing a pseudo-binary signal with a regenerated clock signal having phase jumps | |
| US3537082A (en) | Decoder for self-clocking digital magnetic recording | |
| US5715285A (en) | Data transmission apparatus, a data receiving apparatus, and a data transmission system | |
| CA2021348C (en) | Elastic store memory circuit | |
| US5222102A (en) | Digital phased locked loop apparatus for bipolar transmission systems | |
| US4327442A (en) | Clock recovery device |