HK68994A - Circuit arrangement in an integrated semiconductor circuit - Google Patents
Circuit arrangement in an integrated semiconductor circuitInfo
- Publication number
- HK68994A HK68994A HK68994A HK68994A HK68994A HK 68994 A HK68994 A HK 68994A HK 68994 A HK68994 A HK 68994A HK 68994 A HK68994 A HK 68994A HK 68994 A HK68994 A HK 68994A
- Authority
- HK
- Hong Kong
- Prior art keywords
- switching transistor
- voltage
- circuit
- gate
- coupled
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/10—Decoders
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C8/00—Arrangements for selecting an address in a digital store
- G11C8/08—Word line control circuits, e.g. drivers, boosters, pull-up circuits, pull-down circuits, precharging circuits, for word lines
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Dram (AREA)
- Logic Circuits (AREA)
- Semiconductor Integrated Circuits (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE3719359 | 1987-06-10 |
Publications (1)
Publication Number | Publication Date |
---|---|
HK68994A true HK68994A (en) | 1994-07-22 |
Family
ID=6329419
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
HK68994A HK68994A (en) | 1987-06-10 | 1994-07-14 | Circuit arrangement in an integrated semiconductor circuit |
Country Status (4)
Country | Link |
---|---|
EP (1) | EP0300184B1 (xx) |
AT (1) | ATE79977T1 (xx) |
DE (1) | DE3874036D1 (xx) |
HK (1) | HK68994A (xx) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5159215A (en) * | 1990-02-26 | 1992-10-27 | Nec Corporation | Decoder circuit |
US5289025A (en) * | 1991-10-24 | 1994-02-22 | At&T Bell Laboratories | Integrated circuit having a boosted node |
Family Cites Families (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS526044A (en) * | 1975-07-04 | 1977-01-18 | Toko Inc | Dynamic decoder circuit |
US4617479B1 (en) * | 1984-05-03 | 1993-09-21 | Altera Semiconductor Corp. | Programmable logic array device using eprom technology |
US4678941A (en) * | 1985-04-25 | 1987-07-07 | International Business Machines Corporation | Boost word-line clock and decoder-driver circuits in semiconductor memories |
-
1988
- 1988-06-09 EP EP88109217A patent/EP0300184B1/de not_active Expired - Lifetime
- 1988-06-09 DE DE8888109217T patent/DE3874036D1/de not_active Expired - Lifetime
- 1988-06-09 AT AT88109217T patent/ATE79977T1/de not_active IP Right Cessation
-
1994
- 1994-07-14 HK HK68994A patent/HK68994A/xx not_active IP Right Cessation
Also Published As
Publication number | Publication date |
---|---|
EP0300184A1 (de) | 1989-01-25 |
DE3874036D1 (de) | 1992-10-01 |
ATE79977T1 (de) | 1992-09-15 |
EP0300184B1 (de) | 1992-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE3884058D1 (de) | Hochspannungshalbleiter mit integrierter Niederspannungsschaltung. | |
DE3886273D1 (de) | Integrierte Halbleiterschaltungsanordnung mit Mehrschicht-Stromversorgungsleitungen. | |
DE3886428D1 (de) | Integrierte Schaltung mit "Latch-up" Schutzschaltung in komplementärer MOS Schaltungstechnik. | |
JPS57133712A (en) | Constituting method of delay circuit in master slice ic | |
DE3879352D1 (de) | Integrierte halbleiter-schaltungseinrichtung mit abschaltbetrieb des leistungsverbrauches. | |
DE3576612D1 (de) | Halbleiteranordnung mit mos-transistoren. | |
KR900001394B1 (en) | Super high frequency intergrated circuit device | |
ATE86798T1 (de) | Integrierte schaltung mit ''latch-up'' schutzschaltung in komplementaerer mos schaltungstechnik. | |
DE3681540D1 (de) | Integrierte schaltung in komplementaerer schaltungstechnik mit einem substratvorspannungs-generator. | |
IT8619173A0 (it) | Procedimento per la fabbricazionedi di dispositivi elettronici integrati, in particolare transistori mos a canale p ad alta tensione. | |
DE3777938D1 (de) | Integrierte schaltung in komplementaerer schaltungstechnik mit einem substratvorspannungs-generator. | |
EP0310359A3 (en) | Logic circuit using schottky barrier fets | |
HK68994A (en) | Circuit arrangement in an integrated semiconductor circuit | |
DE3884925D1 (de) | Schaltung, um einen MOS-Transistor bei Ausfall der Versorgungsspannung im leitenden Zustand zu halten. | |
DE3850445D1 (de) | Integrierter Halbleiterschaltkreis mit reduziertem Energieverbrauch. | |
DE3581789D1 (de) | Mos-typ integrierte schaltung mit ladungs- und entladungstransistoren. | |
EP0276850A3 (en) | Semiconductor integrated circuit device with latch up preventing structure | |
HK87393A (en) | Complementary integrated circuit with a substrate bias voltage generator and a schottky diode | |
DE3869229D1 (de) | Generatorschaltung. | |
JPS6439757A (en) | Mos transistor resistor | |
DE3581842D1 (de) | Integrierte halbleiterschaltung mit komplementaeren feldeffekttransistoren. | |
DE69033265D1 (de) | Integrierte Halbleiterschaltung mit P- und N-Kanal-MOS-Transistoren | |
NO882045L (no) | Halvleder med kapasitiv utlesing av ladningsbaererne og integrert likespenningstilfoersel. | |
JPS6442165A (en) | Coms semiconductor ic device | |
EP0421446A3 (en) | Semiconductor device wherein n-channel mosfet, p-channel mosfet and nonvolatile memory cell are formed in one chip |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PC | Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee) |