HK1075101A1 - Method and apparatus for converting an external memory access into a local memory access in a processor core - Google Patents

Method and apparatus for converting an external memory access into a local memory access in a processor core

Info

Publication number
HK1075101A1
HK1075101A1 HK05107251A HK05107251A HK1075101A1 HK 1075101 A1 HK1075101 A1 HK 1075101A1 HK 05107251 A HK05107251 A HK 05107251A HK 05107251 A HK05107251 A HK 05107251A HK 1075101 A1 HK1075101 A1 HK 1075101A1
Authority
HK
Hong Kong
Prior art keywords
memory access
converting
processor core
external memory
local memory
Prior art date
Application number
HK05107251A
Other languages
English (en)
Inventor
Tran Minh
Revilla Juan
Original Assignee
Intel Corp
Analog Devices Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp, Analog Devices Inc filed Critical Intel Corp
Publication of HK1075101A1 publication Critical patent/HK1075101A1/xx

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02Addressing or allocation; Relocation
    • G06F12/06Addressing a physical block of locations, e.g. base addressing, module addressing, memory dedication

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Multi Processors (AREA)
HK05107251A 2001-12-28 2005-08-22 Method and apparatus for converting an external memory access into a local memory access in a processor core HK1075101A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/040,904 US7028129B2 (en) 2001-12-28 2001-12-28 Method and apparatus for converting an external memory access into a local memory access in a processor core
PCT/US2002/041589 WO2003060809A2 (en) 2001-12-28 2002-12-27 Method and apparatus for converting an external memory access into a local memory access in a processor core

Publications (1)

Publication Number Publication Date
HK1075101A1 true HK1075101A1 (en) 2005-12-02

Family

ID=21913626

Family Applications (1)

Application Number Title Priority Date Filing Date
HK05107251A HK1075101A1 (en) 2001-12-28 2005-08-22 Method and apparatus for converting an external memory access into a local memory access in a processor core

Country Status (5)

Country Link
US (1) US7028129B2 (zh)
CN (1) CN100343839C (zh)
HK (1) HK1075101A1 (zh)
TW (1) TWI254857B (zh)
WO (1) WO2003060809A2 (zh)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7672226B2 (en) * 2002-09-09 2010-03-02 Xiotech Corporation Method, apparatus and program storage device for verifying existence of a redundant fibre channel path
US20070006166A1 (en) * 2005-06-20 2007-01-04 Seagate Technology Llc Code coverage for an embedded processor system
TWI420320B (zh) * 2010-08-02 2013-12-21 O2Micro Int Ltd 位址配置設備、系統及其方法
US8719374B1 (en) 2013-09-19 2014-05-06 Farelogix, Inc. Accessing large data stores over a communications network

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4794517A (en) 1985-04-15 1988-12-27 International Business Machines Corporation Three phased pipelined signal processor
US5603011A (en) 1992-12-11 1997-02-11 International Business Machines Corporation Selective shadowing and paging in computer memory systems
US6223258B1 (en) * 1998-03-31 2001-04-24 Intel Corporation Method and apparatus for implementing non-temporal loads
US6389527B1 (en) 1999-02-08 2002-05-14 Kabushiki Kaisha Toshiba Microprocessor allowing simultaneous instruction execution and DMA transfer
JP2001134486A (ja) 1999-11-04 2001-05-18 Fujitsu Ltd マイクロプロセッサおよび記憶装置

Also Published As

Publication number Publication date
TWI254857B (en) 2006-05-11
WO2003060809A3 (en) 2004-03-04
CN1610895A (zh) 2005-04-27
US7028129B2 (en) 2006-04-11
WO2003060809A2 (en) 2003-07-24
TW200304596A (en) 2003-10-01
US20030126345A1 (en) 2003-07-03
CN100343839C (zh) 2007-10-17

Similar Documents

Publication Publication Date Title
GB0103344D0 (en) Method and apparatus for data access code generation
GB2396930B (en) Apparatus and method for managing access to a memory
AU2002326708A1 (en) Method and apparatus to read a memory cell
HK1045202A1 (en) Data processing apparatus and data processing method
HK1044838B (zh) 於一統一記憶體架構中判優的方法及儀器
EP1086465A4 (en) METHOD AND APPARATUS FOR SEQUENTIAL ACCESS MEMORY
AU2001261836A1 (en) Method and apparatus for data entry in a wireless network access device
IL161610A0 (en) Method and apparatus for partitioning memory in a telecommunication device
GB0017379D0 (en) Data encoding apparatus and method
GB2369464B (en) A data processing apparatus and method for saving return state
AU2003282511A8 (en) Method and apparatus for thread-based memory access in a multithreaded processor
SG108236A1 (en) Information processing system, portable electronic device, access apparatus for the protable electronic device, and method of using memory space
GB0208302D0 (en) Mulitilevel memory access method
SG100700A1 (en) Methods and apparatus for facilitating data communications between a data storage device and an information-processing apparatus
HK1056241A1 (en) Apparatus and method for dedicated interconnectionover a shared external bus
GB2334611B (en) Method and apparatus for manufacturing a data storage device
GB0030187D0 (en) Selective storage access method and apparatus
GB2354353B (en) Memory aliasing method and apparatus
GB2382688B (en) Data access methods and multifunction device therefor
AU2002221394A1 (en) Method and apparatus for reducing latency in a memory system
HK1075101A1 (en) Method and apparatus for converting an external memory access into a local memory access in a processor core
GB2357883B (en) Coin inspection method and device
GB2361557B (en) Data storage device and method for improving data storage device performance
GB9908037D0 (en) Money acceptance method and apparatus
GB2366890B (en) Memory testing apparatus and method

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20111227