HK106093A - Gate circuit with mos transistors - Google Patents

Gate circuit with mos transistors

Info

Publication number
HK106093A
HK106093A HK1060/93A HK106093A HK106093A HK 106093 A HK106093 A HK 106093A HK 1060/93 A HK1060/93 A HK 1060/93A HK 106093 A HK106093 A HK 106093A HK 106093 A HK106093 A HK 106093A
Authority
HK
Hong Kong
Prior art keywords
circuit
pct
mos transistors
gate circuit
sec
Prior art date
Application number
HK1060/93A
Other languages
English (en)
Inventor
Kurt Hoffmann
Oscar Kowarik
Reiner Kraus
Original Assignee
Siemens Ag
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siemens Ag filed Critical Siemens Ag
Publication of HK106093A publication Critical patent/HK106093A/xx

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/38—Response verification devices
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/18—Address generation devices; Devices for accessing memories, e.g. details of addressing circuits
    • G11C29/30—Accessing single arrays
    • G11C29/34—Accessing multiple bits simultaneously
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
    • G11C29/04—Detection or location of defective memory elements, e.g. cell constructio details, timing of test signals
    • G11C29/08—Functional testing, e.g. testing during refresh, power-on self testing [POST] or distributed testing
    • G11C29/12—Built-in arrangements for testing, e.g. built-in self testing [BIST] or interconnection details
    • G11C29/36—Data generation devices, e.g. data inverters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/173—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using elementary logic circuits as components
    • H03K19/1733—Controllable logic circuits
    • H03K19/1735—Controllable logic circuits by wiring, e.g. uncommitted logic arrays
    • H03K19/1736—Controllable logic circuits by wiring, e.g. uncommitted logic arrays in which the wiring can be modified

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Power Engineering (AREA)
  • Logic Circuits (AREA)
  • Electronic Switches (AREA)
  • Credit Cards Or The Like (AREA)
HK1060/93A 1987-03-16 1993-10-07 Gate circuit with mos transistors HK106093A (en)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE3708534 1987-03-16
DE3805798 1988-02-24
PCT/DE1988/000158 WO1988007292A1 (en) 1987-03-16 1988-03-15 Gate circuit with mos transistors

Publications (1)

Publication Number Publication Date
HK106093A true HK106093A (en) 1993-10-15

Family

ID=25853544

Family Applications (1)

Application Number Title Priority Date Filing Date
HK1060/93A HK106093A (en) 1987-03-16 1993-10-07 Gate circuit with mos transistors

Country Status (8)

Country Link
US (1) US5030861A (ja)
EP (1) EP0349557B1 (ja)
JP (1) JPH02501613A (ja)
KR (1) KR960009402B1 (ja)
AT (1) ATE68298T1 (ja)
DE (1) DE3865432D1 (ja)
HK (1) HK106093A (ja)
WO (1) WO1988007292A1 (ja)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4857768A (en) * 1988-04-27 1989-08-15 Sun Microsystems, Inc. Triple rail logic gate
FR2666183B1 (fr) * 1990-08-23 1992-11-06 Bull Sa Circuit a constante de temps reglable et application a un circuit a retard reglable.
US5111069A (en) * 1990-08-27 1992-05-05 Dallas Semiconductor Corporation Layout of integrated circuit with very large transistors
FR2666424B1 (fr) * 1990-08-30 1992-11-06 Bull Sa Procede et dispositif de reglage des signaux d'horloge dans un systeme synchrone.
US5744995A (en) * 1996-04-17 1998-04-28 Xilinx, Inc. Six-input multiplexer wtih two gate levels and three memory cells
US6020776A (en) * 1998-06-22 2000-02-01 Xilinx, Inc. Efficient multiplexer structure for use in FPGA logic blocks

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4468574A (en) * 1982-05-03 1984-08-28 General Electric Company Dual gate CMOS transistor circuits having reduced electrode capacitance
JPH0616586B2 (ja) * 1983-07-15 1994-03-02 株式会社日立製作所 Ｎ ｏ ｒ 回 路
JPS60120615A (ja) * 1983-12-02 1985-06-28 Toshiba Corp 論理回路
US4590391A (en) * 1983-12-19 1986-05-20 Unitrode Corporation Multi-input zero offset comparator
US4595845A (en) * 1984-03-13 1986-06-17 Mostek Corporation Non-overlapping clock CMOS circuit with two threshold voltages

Also Published As

Publication number Publication date
KR890700970A (ko) 1989-04-28
KR960009402B1 (en) 1996-07-18
US5030861A (en) 1991-07-09
JPH0563967B2 (ja) 1993-09-13
EP0349557A1 (de) 1990-01-10
WO1988007292A1 (en) 1988-09-22
EP0349557B1 (de) 1991-10-09
DE3865432D1 (de) 1991-11-14
JPH02501613A (ja) 1990-05-31
ATE68298T1 (de) 1991-10-15

Similar Documents

Publication Publication Date Title
BE896388A (fr) Circuit de charge capacitif commande et interrupteur semi conducteur l'utilisant,
JPS6435799A (en) Semiconductor integrated circuit
EP0383549A3 (en) Ring oscillator
EP0270219A3 (en) Reduced parallel exclusive or and exclusive nor gate
KR960009402B1 (en) Gate circuit having mos transistors
KR920009078A (ko) 이중전압원 인터페이스회로
GB1494491A (en) Compensation means in combination with a pulse generator circuit utilising field effect transistors
JPS5472641A (en) Voltage detection circuit
JPS56124195A (en) Dynamic shift register circuit
EP0224656A3 (en) Cmos technique multistage carry ripple adder with two types of adder cells
JPS553234A (en) Self-supporting cmos latch circuit
JPS55101058A (en) Detection circuit for operating lowest limit voltage
JPS6418314A (en) Logic circuit
JPS6441924A (en) Logic circuit
JPS57141128A (en) Complementary mos logical circuit
DE3675306D1 (de) Signalumsetzschaltung.
JPS5725726A (en) Synchronous decoder
JPS6434016A (en) Output driver circuit
JPS5486239A (en) Semiconductor integrated circuit
JPS57201337A (en) Logical circuit using schottky junction gate type field effect transistor
JPS6439113A (en) Pulse generating circuit with pulse width varying function
JPS6489817A (en) Logic circuit
SU1674108A1 (ru) Комбинационный сумматор
JPS55130238A (en) Complementary mos integrated circuit
JPS54158156A (en) Schmitt trigger circuit

Legal Events

Date Code Title Description
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20040315

PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)