HK1040842B - 用於最大後驗概率解碼器的存儲器體系結構 - Google Patents

用於最大後驗概率解碼器的存儲器體系結構 Download PDF

Info

Publication number
HK1040842B
HK1040842B HK02102210.8A HK02102210A HK1040842B HK 1040842 B HK1040842 B HK 1040842B HK 02102210 A HK02102210 A HK 02102210A HK 1040842 B HK1040842 B HK 1040842B
Authority
HK
Hong Kong
Prior art keywords
decoding
state metric
window
estimates
decoder
Prior art date
Application number
HK02102210.8A
Other languages
English (en)
Chinese (zh)
Other versions
HK1040842A1 (en
Inventor
S‧J‧霍尔特
S‧J‧霍爾特
Original Assignee
高通股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/259,665 external-priority patent/US6381728B1/en
Priority claimed from US09/283,013 external-priority patent/US6434203B1/en
Application filed by 高通股份有限公司 filed Critical 高通股份有限公司
Publication of HK1040842A1 publication Critical patent/HK1040842A1/xx
Publication of HK1040842B publication Critical patent/HK1040842B/zh

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
    • H03M13/2957—Turbo codes and decoding
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
    • H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
    • H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
    • H03M13/65—Purpose and implementation aspects
    • H03M13/6566—Implementations concerning memory access contentions

Landscapes

  • Physics & Mathematics (AREA)
  • Probability & Statistics with Applications (AREA)
  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Error Detection And Correction (AREA)
  • Dram (AREA)
  • Static Random-Access Memory (AREA)
  • Detection And Correction Of Errors (AREA)
  • Navigation (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
HK02102210.8A 1998-08-14 1999-08-13 用於最大後驗概率解碼器的存儲器體系結構 HK1040842B (zh)

Applications Claiming Priority (6)

Application Number Priority Date Filing Date Title
US9648998P 1998-08-14 1998-08-14
US09/259,665 US6381728B1 (en) 1998-08-14 1999-02-26 Partitioned interleaver memory for map decoder
US09/259,665 1999-02-26
US09/283,013 US6434203B1 (en) 1999-02-26 1999-03-31 Memory architecture for map decoder
US09/283,013 1999-03-31
PCT/US1999/018550 WO2000010254A1 (en) 1998-08-14 1999-08-13 Memory architecture for map decoder

Publications (2)

Publication Number Publication Date
HK1040842A1 HK1040842A1 (en) 2002-06-21
HK1040842B true HK1040842B (zh) 2005-12-30

Family

ID=27378195

Family Applications (1)

Application Number Title Priority Date Filing Date
HK02102210.8A HK1040842B (zh) 1998-08-14 1999-08-13 用於最大後驗概率解碼器的存儲器體系結構

Country Status (12)

Country Link
EP (1) EP1118158B1 (enExample)
JP (2) JP4405676B2 (enExample)
CN (1) CN1211931C (enExample)
AT (1) ATE476016T1 (enExample)
AU (1) AU766116B2 (enExample)
BR (1) BR9912990B1 (enExample)
CA (1) CA2340366C (enExample)
DE (1) DE69942634D1 (enExample)
ES (1) ES2347309T3 (enExample)
HK (1) HK1040842B (enExample)
ID (1) ID28538A (enExample)
WO (1) WO2000010254A1 (enExample)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3450788B2 (ja) * 2000-03-06 2003-09-29 松下電器産業株式会社 復号化装置および復号化処理方法
DE10012873A1 (de) 2000-03-16 2001-09-27 Infineon Technologies Ag Optimierter Turbo-Decodierer
FI109162B (fi) 2000-06-30 2002-05-31 Nokia Corp Menetelmä ja järjestely konvoluutiokoodatun koodisanan dekoodaamiseksi
US6662331B1 (en) * 2000-10-27 2003-12-09 Qualcomm Inc. Space-efficient turbo decoder
US7333581B2 (en) 2001-12-28 2008-02-19 Nxp B.V. Method of processing data for a decoding operation using windows of data
EP1543624A2 (en) * 2002-09-18 2005-06-22 Koninklijke Philips Electronics N.V. Method for decoding data using windows of data.
US7702968B2 (en) * 2004-02-27 2010-04-20 Qualcomm Incorporated Efficient multi-symbol deinterleaver
CN102571107B (zh) * 2010-12-15 2014-09-17 展讯通信（上海）有限公司 LTE系统中高速并行Turbo码的解码系统及方法
US9128888B2 (en) * 2012-08-30 2015-09-08 Intel Deutschland Gmbh Method and apparatus for turbo decoder memory collision resolution
US10014026B1 (en) * 2017-06-20 2018-07-03 Seagate Technology Llc Head delay calibration and tracking in MSMR systems

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862190A (en) * 1995-12-29 1999-01-19 Motorola, Inc. Method and apparatus for decoding an encoded signal

Also Published As

Publication number Publication date
BR9912990A (pt) 2001-12-11
AU5563899A (en) 2000-03-06
BR9912990B1 (pt) 2012-10-02
EP1118158B1 (en) 2010-07-28
CA2340366A1 (en) 2000-02-24
ES2347309T3 (es) 2010-10-27
AU766116B2 (en) 2003-10-09
JP2002523914A (ja) 2002-07-30
ATE476016T1 (de) 2010-08-15
JP4405676B2 (ja) 2010-01-27
CN1211931C (zh) 2005-07-20
EP1118158A1 (en) 2001-07-25
CN1323462A (zh) 2001-11-21
JP2010016861A (ja) 2010-01-21
CA2340366C (en) 2008-08-05
WO2000010254A1 (en) 2000-02-24
ID28538A (id) 2001-05-31
HK1040842A1 (en) 2002-06-21
DE69942634D1 (de) 2010-09-09
JP5129216B2 (ja) 2013-01-30

Similar Documents

Publication Publication Date Title
AU759044B2 (en) Partitioned deinterleaver memory for map decoder
US6754290B1 (en) Highly parallel map decoder
US6434203B1 (en) Memory architecture for map decoder
JP5129216B2 (ja) マップ・デコーダのためのメモリ・アーキテクチャ
EP1198894A2 (en) A system and method employing a modular decoder for decoding turbo and turbo-like codes in a communications network
CN1295883C (zh) 空间高效增强解码器
MXPA01001656A (en) Partitioned deinterleaver memory for map decoder
MXPA01001657A (en) Memory architecture for map decoder

Legal Events

Date Code Title Description
PE Patent expired

Effective date: 20190812