CA2340366C - Memory architecture for map decoder - Google Patents
Memory architecture for map decoder Download PDFInfo
- Publication number
- CA2340366C CA2340366C CA002340366A CA2340366A CA2340366C CA 2340366 C CA2340366 C CA 2340366C CA 002340366 A CA002340366 A CA 002340366A CA 2340366 A CA2340366 A CA 2340366A CA 2340366 C CA2340366 C CA 2340366C
- Authority
- CA
- Canada
- Prior art keywords
- decoding
- estimates
- window
- decoder
- receive
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Lifetime
Links
- 238000000034 method Methods 0.000 claims abstract description 40
- 230000008569 process Effects 0.000 claims description 15
- 230000008878 coupling Effects 0.000 claims description 9
- 238000010168 coupling process Methods 0.000 claims description 9
- 238000005859 coupling reaction Methods 0.000 claims description 9
- 230000004044 response Effects 0.000 claims 5
- 239000000470 constituent Substances 0.000 description 19
- 230000009897 systematic effect Effects 0.000 description 18
- 238000012545 processing Methods 0.000 description 16
- 238000004891 communication Methods 0.000 description 13
- 238000010586 diagram Methods 0.000 description 11
- 238000012937 correction Methods 0.000 description 6
- 230000008901 benefit Effects 0.000 description 4
- 230000001413 cellular effect Effects 0.000 description 4
- 210000000329 smooth muscle myocyte Anatomy 0.000 description 3
- 230000005540 biological transmission Effects 0.000 description 2
- 239000002245 particle Substances 0.000 description 2
- 230000003139 buffering effect Effects 0.000 description 1
- 238000011161 development Methods 0.000 description 1
- 238000001914 filtration Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000010295 mobile communication Methods 0.000 description 1
- 230000003287 optical effect Effects 0.000 description 1
- 230000009467 reduction Effects 0.000 description 1
- 239000004065 semiconductor Substances 0.000 description 1
- 230000009885 systemic effect Effects 0.000 description 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3905—Maximum a posteriori probability [MAP] decoding or approximations thereof based on trellis or lattice decoding, e.g. forward-backward algorithm, log-MAP decoding, max-log-MAP decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/29—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes combining two or more codes or code structures, e.g. product codes, generalised product codes, concatenated codes, inner and outer codes
- H03M13/2957—Turbo codes and decoding
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/37—Decoding methods or techniques, not specific to the particular type of coding provided for in groups H03M13/03 - H03M13/35
- H03M13/39—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes
- H03M13/3972—Sequence estimation, i.e. using statistical methods for the reconstruction of the original codes using sliding window techniques or parallel windows
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
- H03M13/00—Coding, decoding or code conversion, for error detection or error correction; Coding theory basic assumptions; Coding bounds; Error probability evaluation methods; Channel models; Simulation or testing of codes
- H03M13/65—Purpose and implementation aspects
- H03M13/6566—Implementations concerning memory access contentions
Landscapes
- Physics & Mathematics (AREA)
- Probability & Statistics with Applications (AREA)
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Error Detection And Correction (AREA)
- Dram (AREA)
- Detection And Correction Of Errors (AREA)
- Static Random-Access Memory (AREA)
- Navigation (AREA)
- Memory System Of A Hierarchy Structure (AREA)
Applications Claiming Priority (7)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US9648998P | 1998-08-14 | 1998-08-14 | |
| US09/259,665 | 1999-02-26 | ||
| US09/259,665 US6381728B1 (en) | 1998-08-14 | 1999-02-26 | Partitioned interleaver memory for map decoder |
| US09/283,013 | 1999-03-31 | ||
| US60/096,489 | 1999-03-31 | ||
| US09/283,013 US6434203B1 (en) | 1999-02-26 | 1999-03-31 | Memory architecture for map decoder |
| PCT/US1999/018550 WO2000010254A1 (en) | 1998-08-14 | 1999-08-13 | Memory architecture for map decoder |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CA2340366A1 CA2340366A1 (en) | 2000-02-24 |
| CA2340366C true CA2340366C (en) | 2008-08-05 |
Family
ID=27378195
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CA002340366A Expired - Lifetime CA2340366C (en) | 1998-08-14 | 1999-08-13 | Memory architecture for map decoder |
Country Status (12)
| Country | Link |
|---|---|
| EP (1) | EP1118158B1 (enExample) |
| JP (2) | JP4405676B2 (enExample) |
| CN (1) | CN1211931C (enExample) |
| AT (1) | ATE476016T1 (enExample) |
| AU (1) | AU766116B2 (enExample) |
| BR (1) | BR9912990B1 (enExample) |
| CA (1) | CA2340366C (enExample) |
| DE (1) | DE69942634D1 (enExample) |
| ES (1) | ES2347309T3 (enExample) |
| HK (1) | HK1040842B (enExample) |
| ID (1) | ID28538A (enExample) |
| WO (1) | WO2000010254A1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3450788B2 (ja) * | 2000-03-06 | 2003-09-29 | 松下電器産業株式会社 | 復号化装置および復号化処理方法 |
| DE10012873A1 (de) | 2000-03-16 | 2001-09-27 | Infineon Technologies Ag | Optimierter Turbo-Decodierer |
| FI109162B (fi) * | 2000-06-30 | 2002-05-31 | Nokia Corp | Menetelmä ja järjestely konvoluutiokoodatun koodisanan dekoodaamiseksi |
| US6662331B1 (en) * | 2000-10-27 | 2003-12-09 | Qualcomm Inc. | Space-efficient turbo decoder |
| JP4090996B2 (ja) * | 2001-12-28 | 2008-05-28 | コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ | データウィンドウを使用するデータ復号方法 |
| CN1682449A (zh) * | 2002-09-18 | 2005-10-12 | 皇家飞利浦电子股份有限公司 | 使用数据窗口来解码数据的方法 |
| US7702968B2 (en) * | 2004-02-27 | 2010-04-20 | Qualcomm Incorporated | Efficient multi-symbol deinterleaver |
| CN102571107B (zh) * | 2010-12-15 | 2014-09-17 | 展讯通信（上海）有限公司 | LTE系统中高速并行Turbo码的解码系统及方法 |
| US9128888B2 (en) * | 2012-08-30 | 2015-09-08 | Intel Deutschland Gmbh | Method and apparatus for turbo decoder memory collision resolution |
| US10014026B1 (en) * | 2017-06-20 | 2018-07-03 | Seagate Technology Llc | Head delay calibration and tracking in MSMR systems |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5862190A (en) * | 1995-12-29 | 1999-01-19 | Motorola, Inc. | Method and apparatus for decoding an encoded signal |
-
1999
- 1999-08-13 ID IDW20010597A patent/ID28538A/id unknown
- 1999-08-13 CA CA002340366A patent/CA2340366C/en not_active Expired - Lifetime
- 1999-08-13 WO PCT/US1999/018550 patent/WO2000010254A1/en not_active Ceased
- 1999-08-13 HK HK02102210.8A patent/HK1040842B/zh not_active IP Right Cessation
- 1999-08-13 DE DE69942634T patent/DE69942634D1/de not_active Expired - Lifetime
- 1999-08-13 BR BRPI9912990-6A patent/BR9912990B1/pt not_active IP Right Cessation
- 1999-08-13 AU AU55638/99A patent/AU766116B2/en not_active Ceased
- 1999-08-13 CN CNB998121525A patent/CN1211931C/zh not_active Expired - Lifetime
- 1999-08-13 AT AT99942209T patent/ATE476016T1/de not_active IP Right Cessation
- 1999-08-13 ES ES99942209T patent/ES2347309T3/es not_active Expired - Lifetime
- 1999-08-13 JP JP2000565607A patent/JP4405676B2/ja not_active Expired - Lifetime
- 1999-08-13 EP EP99942209A patent/EP1118158B1/en not_active Expired - Lifetime
-
2009
- 2009-09-10 JP JP2009209398A patent/JP5129216B2/ja not_active Expired - Lifetime
Also Published As
| Publication number | Publication date |
|---|---|
| EP1118158B1 (en) | 2010-07-28 |
| JP4405676B2 (ja) | 2010-01-27 |
| EP1118158A1 (en) | 2001-07-25 |
| CA2340366A1 (en) | 2000-02-24 |
| CN1211931C (zh) | 2005-07-20 |
| WO2000010254A1 (en) | 2000-02-24 |
| BR9912990B1 (pt) | 2012-10-02 |
| ID28538A (id) | 2001-05-31 |
| JP2010016861A (ja) | 2010-01-21 |
| JP5129216B2 (ja) | 2013-01-30 |
| CN1323462A (zh) | 2001-11-21 |
| ATE476016T1 (de) | 2010-08-15 |
| AU766116B2 (en) | 2003-10-09 |
| BR9912990A (pt) | 2001-12-11 |
| JP2002523914A (ja) | 2002-07-30 |
| AU5563899A (en) | 2000-03-06 |
| ES2347309T3 (es) | 2010-10-27 |
| HK1040842B (zh) | 2005-12-30 |
| DE69942634D1 (de) | 2010-09-09 |
| HK1040842A1 (en) | 2002-06-21 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| AU759044B2 (en) | Partitioned deinterleaver memory for map decoder | |
| CA2363410C (en) | Highly parallel map decoder | |
| US6434203B1 (en) | Memory architecture for map decoder | |
| JP5129216B2 (ja) | マップ・デコーダのためのメモリ・アーキテクチャ | |
| JP2008022569A (ja) | 空間効率のよいターボデコーダ | |
| RU2236085C2 (ru) | Архитектура памяти для декодера максимальной апостериорной вероятности | |
| WO2000057560A2 (en) | Improved turbo decoder 1 | |
| MXPA01001657A (en) | Memory architecture for map decoder | |
| MXPA01001656A (en) | Partitioned deinterleaver memory for map decoder |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| EEER | Examination request | ||
| MKEX | Expiry |
Effective date: 20190813 |