HK1027226A1 - High speed ratioed cmos logic structures for a pulsed input - Google Patents

High speed ratioed cmos logic structures for a pulsed input

Info

Publication number
HK1027226A1
HK1027226A1 HK00106374A HK00106374A HK1027226A1 HK 1027226 A1 HK1027226 A1 HK 1027226A1 HK 00106374 A HK00106374 A HK 00106374A HK 00106374 A HK00106374 A HK 00106374A HK 1027226 A1 HK1027226 A1 HK 1027226A1
Authority
HK
Hong Kong
Prior art keywords
high speed
cmos logic
logic structures
pulsed input
ratioed cmos
Prior art date
Application number
HK00106374A
Other languages
English (en)
Inventor
Barbara A Chappell
Terry I Chappell
Marks S Milshtein
Thomas D Fletcher
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of HK1027226A1 publication Critical patent/HK1027226A1/xx

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/096—Synchronous circuits, i.e. using clock signals
    • H03K19/0963—Synchronous circuits, i.e. using clock signals using transistors of complementary type
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03K—PULSE TECHNIQUE
    • H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
    • H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
    • H03K19/08—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices
    • H03K19/094—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors
    • H03K19/0944—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET
    • H03K19/0948—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using semiconductor devices using field-effect transistors using MOSFET or insulated gate field-effect transistors, i.e. IGFET using CMOS or complementary insulated gate field-effect transistors
HK00106374A 1997-12-29 2000-10-09 High speed ratioed cmos logic structures for a pulsed input HK1027226A1 (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/999,102 US5942917A (en) 1997-12-29 1997-12-29 High speed ratioed CMOS logic structures for a pulsed input environment
PCT/US1998/027443 WO1999034513A1 (en) 1997-12-29 1998-12-22 High speed ratioed cmos logic structures for a pulsed input

Publications (1)

Publication Number Publication Date
HK1027226A1 true HK1027226A1 (en) 2001-01-05

Family

ID=25545905

Family Applications (1)

Application Number Title Priority Date Filing Date
HK00106374A HK1027226A1 (en) 1997-12-29 2000-10-09 High speed ratioed cmos logic structures for a pulsed input

Country Status (10)

Country Link
US (1) US5942917A (ja)
JP (1) JP4417552B2 (ja)
CN (1) CN1143434C (ja)
AU (1) AU1945399A (ja)
CA (1) CA2316851C (ja)
DE (1) DE19882949T1 (ja)
GB (1) GB2347568B (ja)
HK (1) HK1027226A1 (ja)
TW (1) TWM253146U (ja)
WO (1) WO1999034513A1 (ja)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3299151B2 (ja) * 1997-11-05 2002-07-08 日本電気株式会社 バス入出力回路及びそれを用いたバス入出力システム
US6316960B2 (en) 1999-04-06 2001-11-13 Intel Corporation Domino logic circuit and method
US6529861B1 (en) 1999-07-02 2003-03-04 Intel Corporation Power consumption reduction for domino circuits
US6556962B1 (en) 1999-07-02 2003-04-29 Intel Corporation Method for reducing network costs and its application to domino circuits
US6242952B1 (en) * 1999-09-24 2001-06-05 Texas Instruments Incorporated Inverting hold time latch circuits, systems, and methods
US6529045B2 (en) 1999-09-28 2003-03-04 Intel Corporation NMOS precharge domino logic
US6275071B1 (en) 1999-12-29 2001-08-14 Intel Corporation Domino logic circuit and method
US6392466B1 (en) 1999-12-30 2002-05-21 Intel Corporation Apparatus, method and system for a controllable pulse clock delay arrangement to control functional race margins in a logic data path
US6323698B1 (en) 1999-12-30 2001-11-27 Intel Corporation Apparatus, method and system for providing LVS enables together with LVS data
US6448818B1 (en) * 1999-12-30 2002-09-10 Intel Corporation Apparatus, method and system for a ratioed NOR logic arrangement
US6329857B1 (en) 1999-12-30 2001-12-11 Intel Corporation Apparatus, method and system for a logic arrangement having mutually exclusive outputs controlled by buffering cross-coupled devices
US6466057B1 (en) * 2000-01-21 2002-10-15 Hewlett-Packard Company Feedback-induced pseudo-NMOS static (FIPNS) logic gate and method
US6597201B1 (en) * 2000-02-28 2003-07-22 Mosel Vitelic, Inc. Dynamic predecoder circuitry for memory circuits
US6492837B1 (en) * 2000-03-17 2002-12-10 Intel Corporation Domino logic with output predischarge
US6339347B1 (en) 2000-03-30 2002-01-15 Intel Corporation Method and apparatus for ratioed logic structure that uses zero or negative threshold voltage
US6542006B1 (en) 2000-06-30 2003-04-01 Intel Corporation Reset first latching mechanism for pulsed circuit topologies
US6567337B1 (en) 2000-06-30 2003-05-20 Intel Corporation Pulsed circuit topology to perform a memory array write operation
US6531897B1 (en) 2000-06-30 2003-03-11 Intel Corporation Global clock self-timed circuit with self-terminating precharge for high frequency applications
US6496038B1 (en) 2000-06-30 2002-12-17 Intel Corporation Pulsed circuit topology including a pulsed, domino flip-flop
US6593778B1 (en) 2000-09-05 2003-07-15 Intel Corporation Zero detect circuit and method for high frequency integrated circuits
US6486706B2 (en) 2000-12-06 2002-11-26 Intel Corporation Domino logic with low-threshold NMOS pull-up
US6649476B2 (en) 2001-02-15 2003-11-18 Micron Technology, Inc. Monotonic dynamic-static pseudo-NMOS logic circuit and method of forming a logic gate array
US6597203B2 (en) 2001-03-14 2003-07-22 Micron Technology, Inc. CMOS gate array with vertical transistors
JP4306143B2 (ja) 2001-04-27 2009-07-29 日本電気株式会社 携帯電話機
US6404234B1 (en) 2001-05-09 2002-06-11 Intel Corporation Variable virtual ground domino logic with leakage control
US6628139B2 (en) 2001-08-03 2003-09-30 Micron Technology, Inc. Digital logic devices with extremely skewed trip points and reset circuitry for rapidly propagating signal edges
US7552040B2 (en) * 2003-02-13 2009-06-23 International Business Machines Corporation Method and system for modeling logical circuit blocks including transistor gate capacitance loading effects
US7116131B1 (en) * 2004-09-15 2006-10-03 Xilinx, Inc. High performance programmable logic devices utilizing dynamic circuitry
US7830176B2 (en) * 2006-07-27 2010-11-09 Arm Limited Controlling signal levels on a signal line within an integrated circuit
KR100770445B1 (ko) * 2006-08-09 2007-10-26 삼성전기주식회사 Ｃｍｌ 씨모스 컨버터
FI20150294A (fi) * 2015-10-23 2017-04-24 Ari Paasio Matalan tehonkulutuksen logiikkaperhe

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3715603A (en) * 1971-10-28 1973-02-06 Rca Corp Threshold gate circuits employing field-effect transistors
US4038563A (en) * 1975-10-03 1977-07-26 Mcdonnell Douglas Corporation Symmetrical input nor/nand gate circuit
JPH07114359B2 (ja) * 1989-07-28 1995-12-06 株式会社東芝 半導体集積回路
US5592103A (en) * 1993-10-21 1997-01-07 Sun Microsystems, Inc. System for fast switching of time critical input signals
KR0130037B1 (ko) * 1993-12-18 1998-04-06 김광호 동작전압의 변동에 대응 가능한 반도체집적회로의 입력버퍼회로
JP3162561B2 (ja) * 1993-12-24 2001-05-08 株式会社東芝 Ｃｍｏｓ論理回路
US5550490A (en) * 1995-05-25 1996-08-27 International Business Machines Corporation Single-rail self-resetting logic circuitry
US5689198A (en) * 1995-12-18 1997-11-18 International Business Machines Corporation Circuitry and method for gating information
US5828234A (en) * 1996-08-27 1998-10-27 Intel Corporation Pulsed reset single phase domino logic

Also Published As

Publication number Publication date
CA2316851C (en) 2004-08-31
GB2347568B (en) 2001-11-21
JP2002500459A (ja) 2002-01-08
WO1999034513A1 (en) 1999-07-08
US5942917A (en) 1999-08-24
CN1283329A (zh) 2001-02-07
DE19882949T1 (de) 2002-08-14
CN1143434C (zh) 2004-03-24
TWM253146U (en) 2004-12-11
GB0014166D0 (en) 2000-08-02
GB2347568A (en) 2000-09-06
CA2316851A1 (en) 1999-07-08
JP4417552B2 (ja) 2010-02-17
AU1945399A (en) 1999-07-19

Similar Documents

Publication Publication Date Title
GB2347568B (en) High speed ratioed CMOS logic structures for a pulsed input
GB2280293B (en) Architecture for programmable logic
GB2348992B (en) Logic circuit
EP0613247A3 (en) Reprogrammable BICMOS logic.
GB2318198B (en) Architectures for programmable logic devices
ZA9710659B (en) A diaper having perfume zones.
GB2297409B (en) Programmable logic devices
IL138740A0 (en) Communicator having reconfigurable resources
AU2812597A (en) A three state logic input
HK1034822A1 (en) A cmos driver
KR970705869A (ko) 시간 다중회된 비율 논리(time multiplexed ratioed logic)
IL117641A0 (en) Adiabatic logic circuit
GB9717917D0 (en) A switch signal generator for simultaneously setting every input/output data path and a high-speed synchronous sram using the same
GB2318663B (en) Hierarchical interconnect for programmable logic devices
ZA98173B (en) A detergent composition.
GB9523393D0 (en) Logic circuits
GB2313725B (en) A circuit arrangement for a logic gate
ZA969822B (en) A detergent composition.
HK1018134A1 (en) Logic circuits
GB2328096A9 (en) Laser-pulse-clocked double-quantum-dot logic circuits
GB9610015D0 (en) Tri-statable input/output circuitry for programmable logic
GB9523483D0 (en) Cowl
GB2344008B (en) Circuit for sequential logic
EP0913032A4 (en) HIGH SPEED PROGRAMMABLE LOGIC ARCHITECTURE
TW356139U (en) Rotary input & output mechanism

Legal Events

Date Code Title Description
PF Patent in force
PC Patent ceased (i.e. patent has lapsed due to the failure to pay the renewal fee)

Effective date: 20081222