GR3019524T3 - Stuffing decision circuit - Google Patents

Stuffing decision circuit

Info

Publication number
GR3019524T3
GR3019524T3 GR960400913T GR960400913T GR3019524T3 GR 3019524 T3 GR3019524 T3 GR 3019524T3 GR 960400913 T GR960400913 T GR 960400913T GR 960400913 T GR960400913 T GR 960400913T GR 3019524 T3 GR3019524 T3 GR 3019524T3
Authority
GR
Greece
Prior art keywords
stuffing
bit rate
stuffing decision
decision circuit
decision
Prior art date
Application number
GR960400913T
Other languages
English (en)
Inventor
Ralph Dipl-Ing Urbansky
Miguel Dr Ing Robledo
Original Assignee
Philips Patentverwaltung
Philips Electronics Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Patentverwaltung, Philips Electronics Nv filed Critical Philips Patentverwaltung
Publication of GR3019524T3 publication Critical patent/GR3019524T3/el

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04J—MULTIPLEX COMMUNICATION
    • H04J3/00—Time-division multiplex systems
    • H04J3/02—Details
    • H04J3/06—Synchronising arrangements
    • H04J3/07—Synchronising arrangements using pulse stuffing for systems with different or fluctuating information rates or bit rates
    • H04J3/076—Bit and byte stuffing, e.g. SDH/PDH desynchronisers, bit-leaking

Landscapes

  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Engineering & Computer Science (AREA)
  • Time-Division Multiplex Systems (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Supplying Of Containers To The Packaging Station (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
  • Investigating Or Analyzing Materials By The Use Of Ultrasonic Waves (AREA)
  • Television Systems (AREA)
  • Ultra Sonic Daignosis Equipment (AREA)
  • Circuits Of Receivers In General (AREA)
  • Manipulation Of Pulses (AREA)
  • Basic Packing Technique (AREA)
GR960400913T 1989-08-09 1996-04-02 Stuffing decision circuit GR3019524T3 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
DE3926251A DE3926251A1 (de) 1989-08-09 1989-08-09 Stopfentscheidungsschaltung

Publications (1)

Publication Number Publication Date
GR3019524T3 true GR3019524T3 (en) 1996-07-31

Family

ID=6386763

Family Applications (1)

Application Number Title Priority Date Filing Date
GR960400913T GR3019524T3 (en) 1989-08-09 1996-04-02 Stuffing decision circuit

Country Status (6)

Country Link
EP (1) EP0412575B1 (el)
AT (1) ATE132677T1 (el)
DE (2) DE3926251A1 (el)
DK (1) DK0412575T3 (el)
ES (1) ES2083987T3 (el)
GR (1) GR3019524T3 (el)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE4108429A1 (de) * 1991-03-15 1992-09-17 Philips Patentverwaltung Uebertragungssystem fuer die digitale synchrone hierarchie
DE4110933A1 (de) * 1991-04-04 1992-10-08 Philips Patentverwaltung Uebertragungssystem fuer die synchrone digitale hierachie
ITMI20051286A1 (it) * 2005-07-08 2007-01-09 Alcatel Italia Dispositivo e metodo per mappare-demappare in segnale tributario in-da trame di trasporto

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0035795B1 (en) * 1980-03-10 1985-12-04 Nec Corporation Stuff synchronization device with reduced sampling jitter
JPS57212842A (en) * 1981-06-25 1982-12-27 Nec Corp Pulse stuff synchronizing device
JPS61224740A (ja) * 1985-03-29 1986-10-06 Fujitsu Ltd スタツフ同期方式

Also Published As

Publication number Publication date
EP0412575B1 (de) 1996-01-03
EP0412575A3 (en) 1992-03-25
DK0412575T3 (da) 1996-05-13
ES2083987T3 (es) 1996-05-01
ATE132677T1 (de) 1996-01-15
EP0412575A2 (de) 1991-02-13
DE3926251A1 (de) 1991-02-14
DE59010029D1 (de) 1996-02-15

Similar Documents

Publication Publication Date Title
ES8607661A1 (es) Perfeccionamientos introducidos en una instalacion de tratamiento de imagen
GB1532755A (en) Miller-encoded message decoder
DE3751188T2 (de) NRZ-Phasenregelschleifenschaltung mit Monitor und Erholschaltungen dafür.
CA2131711A1 (en) Auxiliary video data slicer
FR2630871B1 (fr) Procede et dispositif d'adjonction et de separation d'un canal numerique a bas debit au canal numerique a haut debit d'une liaison de transmission
DE69034026T2 (de) Taktjitter-Korrekturschaltungen zur Regenerierung von Taktsignalen mit Jitter
HK1022035A1 (en) Method for detecting transitions in a preprocessed signal having a dc component
GR3019524T3 (en) Stuffing decision circuit
CA1280177C (en) Phase comparator insensitive to clock asymmetry
CA2048480A1 (en) Circuit arrangement and method for the regeneration and synchronization of a digital signal
US4837782A (en) CMI decoder
KR100276742B1 (ko) Efm 신호 프레임 주기 검출 회로 및 efm 신호 재생용비트 동기화 클록 신호의 주파수 제어 시스템
EP1313256A3 (en) Data clock regenerating apparatus
AU5643296A (en) Padding process for plesiochronous data transmission (ii)
EP0264035A3 (en) Phase comparator, especially for a phase-locked loop
GB1500538A (en) Signal processing equipment
US4788695A (en) System for decoding self-clocking data signals
SE8501803L (sv) Sett och anordning for att faslasa en styrd oscillators signal till en referensoscillators signal
ATE257990T1 (de) Serieller frequenzumsetzer mit tolerierung von jitter an der nutzlast
DE69721183D1 (de) Digitalsignalwiedergabe
FR2559331B1 (fr) Procede et circuit pour la production d'impulsions destinees a un codeur ou decodeur pal ou secam
ATE120061T1 (de) Synchronisiereinrichtung für ein digitalsignal.
AU583921B2 (en) Circuit arrangements for recovering the clock rate of an isochronous binary signal
CA1298357C (en) Clock recovery circuit
ES2071395T3 (es) Procedimiento para el control de un sistema de frecuencia dotado con una entrada de modulacion.