GB9112054D0 - Method for forming metal wirings of a semiconductor device - Google Patents

Method for forming metal wirings of a semiconductor device

Info

Publication number
GB9112054D0
GB9112054D0 GB919112054A GB9112054A GB9112054D0 GB 9112054 D0 GB9112054 D0 GB 9112054D0 GB 919112054 A GB919112054 A GB 919112054A GB 9112054 A GB9112054 A GB 9112054A GB 9112054 D0 GB9112054 D0 GB 9112054D0
Authority
GB
United Kingdom
Prior art keywords
semiconductor device
forming metal
metal wirings
wirings
forming
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB919112054A
Other versions
GB2252448B (en
GB2252448A (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Samsung Electronics Co Ltd
Original Assignee
Samsung Electronics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Samsung Electronics Co Ltd filed Critical Samsung Electronics Co Ltd
Publication of GB9112054D0 publication Critical patent/GB9112054D0/en
Publication of GB2252448A publication Critical patent/GB2252448A/en
Application granted granted Critical
Publication of GB2252448B publication Critical patent/GB2252448B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/34Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies not provided for in groups H01L21/0405, H01L21/0445, H01L21/06, H01L21/16 and H01L21/18 with or without impurities, e.g. doping materials
    • H01L21/44Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/38 - H01L21/428
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76802Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing by forming openings in dielectrics
    • H01L21/76816Aspects relating to the layout of the pattern or to the size of vias or trenches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/28Manufacture of electrodes on semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/268
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76801Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing
    • H01L21/76829Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers
    • H01L21/76834Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the dielectrics, e.g. smoothing characterised by the formation of thin functional dielectric layers, e.g. dielectric etch-stop, barrier, capping or liner layers formation of thin insulating films on the sidewalls or on top of conductors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/768Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics
    • H01L21/76838Applying interconnections to be used for carrying current between separate components within a device comprising conductors and dielectrics characterised by the formation and the after-treatment of the conductors
    • H01L21/76885By forming conductive members before deposition of protective insulating material, e.g. pillars, studs
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
GB9112054A 1991-01-31 1991-06-05 Method for forming metal wirings of a semiconductor device Expired - Lifetime GB2252448B (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019910001861A KR930006128B1 (en) 1991-01-31 1991-01-31 Metal wiring method of semiconductor device

Publications (3)

Publication Number Publication Date
GB9112054D0 true GB9112054D0 (en) 1991-07-24
GB2252448A GB2252448A (en) 1992-08-05
GB2252448B GB2252448B (en) 1995-03-22

Family

ID=19310706

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9112054A Expired - Lifetime GB2252448B (en) 1991-01-31 1991-06-05 Method for forming metal wirings of a semiconductor device

Country Status (6)

Country Link
JP (1) JPH0789566B2 (en)
KR (1) KR930006128B1 (en)
DE (1) DE4118380C2 (en)
FR (1) FR2672429B1 (en)
GB (1) GB2252448B (en)
IT (1) IT1247972B (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW219407B (en) * 1992-06-24 1994-01-21 American Telephone & Telegraph
KR100352909B1 (en) * 2000-03-17 2002-09-16 삼성전자 주식회사 Method of forming self-aligned contact structure in semiconductor device and self-aligned contact structure fabricated thereby

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
NL7907434A (en) * 1979-10-08 1981-04-10 Philips Nv METHOD FOR MANUFACTURING A SEMICONDUCTOR DEVICE
US4400865A (en) * 1980-07-08 1983-08-30 International Business Machines Corporation Self-aligned metal process for integrated circuit metallization
US4424621A (en) * 1981-12-30 1984-01-10 International Business Machines Corporation Method to fabricate stud structure for self-aligned metallization
US4584761A (en) * 1984-05-15 1986-04-29 Digital Equipment Corporation Integrated circuit chip processing techniques and integrated chip produced thereby
JPS61270870A (en) * 1985-05-25 1986-12-01 Mitsubishi Electric Corp Semiconductor device
US4789648A (en) * 1985-10-28 1988-12-06 International Business Machines Corporation Method for producing coplanar multi-level metal/insulator films on a substrate and for forming patterned conductive lines simultaneously with stud vias
US4826781A (en) * 1986-03-04 1989-05-02 Seiko Epson Corporation Semiconductor device and method of preparation
US4868138A (en) * 1988-03-23 1989-09-19 Sgs-Thomson Microelectronics, Inc. Method for forming a self-aligned source/drain contact for an MOS transistor
IT1225624B (en) * 1988-10-20 1990-11-22 Sgs Thomson Microelectronics SELF-ALIGNED METAL-SEMICONDUCTOR CONTACT PROCEDURE IN INTEGRATED DEVICES CONTAINING MISFET STRUCTURES

Also Published As

Publication number Publication date
JPH0789566B2 (en) 1995-09-27
DE4118380C2 (en) 1994-01-20
ITMI911517A1 (en) 1992-12-04
FR2672429A1 (en) 1992-08-07
IT1247972B (en) 1995-01-05
GB2252448B (en) 1995-03-22
KR930006128B1 (en) 1993-07-07
GB2252448A (en) 1992-08-05
ITMI911517A0 (en) 1991-06-04
FR2672429B1 (en) 1997-03-14
JPH04249346A (en) 1992-09-04
KR920015491A (en) 1992-08-27
DE4118380A1 (en) 1992-08-13

Similar Documents

Publication Publication Date Title
US5352291B1 (en) Method of annealing a semiconductor
KR0134950B1 (en) Method of manufacturing a semiconductor device
KR0169945B1 (en) Method of manufacturing a semiconductor device
EP0517551A3 (en) Method of forming a multilayer wiring structure on a semiconductor device
GB2253939B (en) Method for manufacturing a semiconductor device
KR970008346B1 (en) Method for forming a semiconductor device
EP0567075A3 (en) A method for producing semiconductor device
EP0562127A4 (en) Method for fabrication of semiconductor device
KR970004450B1 (en) Method for manufacturing semiconductor device
IL102041A0 (en) Method of forming t-gate structure on microelectronic device substrate
GB9115286D0 (en) A method of producing a semiconductor device
KR0171436B1 (en) Forming method of semiconductor device
GB2273391B (en) Apparatus for producing compound semiconductor devices
EP0647967A3 (en) Method of mounting a semiconductor device.
KR960008503B1 (en) Manufacturing method of semiconductor device
EP0509835A3 (en) Method for forming contact portion of semiconductor device
EP0504984A3 (en) Method of making a connection on a semiconductor device
GB9020519D0 (en) A method for forming a metal layer in a semiconductor device
GB2253364B (en) A method for roll forming of semiconductor component leads
EP0530051A3 (en) A semiconductor device and a method for producing the same
EP0454053A3 (en) Method of bending outer leads of a semiconductor device
GB2252448B (en) Method for forming metal wirings of a semiconductor device
GB2306781B (en) Method for forming metal wiring of semiconductor device
GB2265049B (en) A method for producing a semiconductor device
GB2257437B (en) Method for forming triniobium tin semiconductor

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Expiry date: 20110604