GB8506714D0 - Electronic circuit assemblies - Google Patents

Electronic circuit assemblies

Info

Publication number
GB8506714D0
GB8506714D0 GB858506714A GB8506714A GB8506714D0 GB 8506714 D0 GB8506714 D0 GB 8506714D0 GB 858506714 A GB858506714 A GB 858506714A GB 8506714 A GB8506714 A GB 8506714A GB 8506714 D0 GB8506714 D0 GB 8506714D0
Authority
GB
United Kingdom
Prior art keywords
electronic circuit
circuit assemblies
assemblies
electronic
circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
GB858506714A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Smiths Group PLC
Original Assignee
Smiths Group PLC
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Smiths Group PLC filed Critical Smiths Group PLC
Priority to GB858506714A priority Critical patent/GB8506714D0/en
Publication of GB8506714D0 publication Critical patent/GB8506714D0/en
Priority to DE19863607093 priority patent/DE3607093A1/de
Priority to IT19667/86A priority patent/IT1188581B/it
Priority to GB08605664A priority patent/GB2172429A/en
Priority to FR8603549A priority patent/FR2579022A1/fr
Priority to JP61056113A priority patent/JPS61214549A/ja
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5382Adaptable interconnections, e.g. for engineering changes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/18Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof the devices being of types provided for in two or more different subgroups of the same main group of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0556Disposition
    • H01L2224/05568Disposition the whole external layer protruding from the surface
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05573Single external layer
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Power Engineering (AREA)
  • Semiconductor Integrated Circuits (AREA)
  • Burglar Alarm Systems (AREA)
  • Coupling Device And Connection With Printed Circuit (AREA)
  • Emergency Protection Circuit Devices (AREA)
  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
GB858506714A 1985-03-15 1985-03-15 Electronic circuit assemblies Pending GB8506714D0 (en)

Priority Applications (6)

Application Number Priority Date Filing Date Title
GB858506714A GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies
DE19863607093 DE3607093A1 (de) 1985-03-15 1986-03-05 Elektronisches bauteil
IT19667/86A IT1188581B (it) 1985-03-15 1986-03-07 Complessi di circuiti elettronici
GB08605664A GB2172429A (en) 1985-03-15 1986-03-07 Electronic circuit assembly
FR8603549A FR2579022A1 (fr) 1985-03-15 1986-03-11 Ensemble a circuits electroniques comprenant au moins un element a circuits integres
JP61056113A JPS61214549A (ja) 1985-03-15 1986-03-15 電子回路アセンブリ

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB858506714A GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies

Publications (1)

Publication Number Publication Date
GB8506714D0 true GB8506714D0 (en) 1985-04-17

Family

ID=10576034

Family Applications (2)

Application Number Title Priority Date Filing Date
GB858506714A Pending GB8506714D0 (en) 1985-03-15 1985-03-15 Electronic circuit assemblies
GB08605664A Withdrawn GB2172429A (en) 1985-03-15 1986-03-07 Electronic circuit assembly

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB08605664A Withdrawn GB2172429A (en) 1985-03-15 1986-03-07 Electronic circuit assembly

Country Status (5)

Country Link
JP (1) JPS61214549A (fr)
DE (1) DE3607093A1 (fr)
FR (1) FR2579022A1 (fr)
GB (2) GB8506714D0 (fr)
IT (1) IT1188581B (fr)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5021869A (en) * 1988-12-27 1991-06-04 Hewlett-Packard Company Monolithic semiconductor chip interconnection technique and arrangement
JPH05335529A (ja) * 1992-05-28 1993-12-17 Fujitsu Ltd 半導体装置およびその製造方法
DE4225138A1 (de) * 1992-07-30 1994-02-03 Daimler Benz Ag Multichipmodul und Verfahren zu dessen Herstellung
DE59510807D1 (de) * 1994-07-05 2003-11-20 Infineon Technologies Ag Verfahren zur herstellung einer dreidimensionalen schaltungsanordnung

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1112992A (en) * 1964-08-18 1968-05-08 Texas Instruments Inc Three-dimensional integrated circuits and methods of making same
US3879839A (en) * 1973-06-04 1975-04-29 Ibm Method of manufacturing multi-function LSI wafers
FR2471048A1 (fr) * 1979-12-07 1981-06-12 Silicium Semiconducteur Ssc Structure et procede de montage d'un composant semi-conducteur principal et d'un circuit auxiliaire
GB2117564B (en) * 1982-03-26 1985-11-06 Int Computers Ltd Mounting one integrated circuit upon another

Also Published As

Publication number Publication date
DE3607093A1 (de) 1986-09-18
JPS61214549A (ja) 1986-09-24
IT1188581B (it) 1988-01-20
GB8605664D0 (en) 1986-04-16
FR2579022A1 (fr) 1986-09-19
GB2172429A (en) 1986-09-17
IT8619667A1 (it) 1987-09-07
IT8619667A0 (it) 1986-03-07

Similar Documents

Publication Publication Date Title
EP0196865A3 (en) Electronic circuit substrates
GB8619169D0 (en) Circuit
GB8610581D0 (en) Circuit
GB8621192D0 (en) Electronic equipment
GB8613037D0 (en) Circuit
GB8616957D0 (en) Circuit
GB8615896D0 (en) Circuit
GB8525323D0 (en) Electronic circuit module
GB8607504D0 (en) Circuit
GB8628502D0 (en) Circuit
GB2184893B (en) Circuit arrangement
GB8613992D0 (en) Circuit
GB8614843D0 (en) Circuit arrangement
GB8615091D0 (en) Circuit arrangement
GB8518066D0 (en) Circuit
GB8525036D0 (en) Circuit
GB8605664D0 (en) Electronic circuit assemblies
GB8524355D0 (en) Circuit board
GB8624324D0 (en) Circuit arrangement
GB8529893D0 (en) Electronic interface circuit
GB8609782D0 (en) Circuit
GB8602263D0 (en) Circuit arrangement
GB8612343D0 (en) Circuit arrangement
GB8506897D0 (en) Circuit arrangements
GB8719958D0 (en) Circuit