GB8333984D0 - Computer controlled systems - Google Patents
Computer controlled systemsInfo
- Publication number
- GB8333984D0 GB8333984D0 GB838333984A GB8333984A GB8333984D0 GB 8333984 D0 GB8333984 D0 GB 8333984D0 GB 838333984 A GB838333984 A GB 838333984A GB 8333984 A GB8333984 A GB 8333984A GB 8333984 D0 GB8333984 D0 GB 8333984D0
- Authority
- GB
- United Kingdom
- Prior art keywords
- information
- data
- memory
- data element
- regular
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1012—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using codes or arrangements adapted for a specific type of error
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/14—Error detection or correction of the data by redundancy in operation
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
- G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
- G06F11/1048—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices using arrangements adapted for a specific error detection or correction feature
- G06F11/106—Correcting systematically all correctable errors, i.e. scrubbing
Abstract
A computer system having a central processing unit, a memory for storage of information in binary form in a plurality of data elements and a master control unit for performing arithmetic/logical operations on information transferred between the central processor unit and the memory. At least certain of the data elements of the memory have means for repeatedly inverting the information stored therein to enable the integrity of the data element to be checked. In order to allow that inversion to continue whilst normal writing to and reading of information from the data element continues, the data element has an additional control digit which is inverted or written in regular form with the main data stored on the element to indicate to the device writing information to or reading information from the data element whether the element is in its regular or inverted form.
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB08333984A GB2158622A (en) | 1983-12-21 | 1983-12-21 | Computer controlled systems |
AU37881/85A AU3788185A (en) | 1983-12-21 | 1984-12-20 | Computer controlled systems |
PCT/GB1984/000445 WO1985002925A1 (en) | 1983-12-21 | 1984-12-20 | Computer controlled systems |
EP85900483A EP0165986A1 (en) | 1983-12-21 | 1984-12-20 | Computer controlled systems |
IT24167/84A IT1177492B (en) | 1983-12-21 | 1984-12-21 | PROCESSOR SYSTEM WITH IMPROVED MEMORY SECURITY |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
GB08333984A GB2158622A (en) | 1983-12-21 | 1983-12-21 | Computer controlled systems |
Publications (2)
Publication Number | Publication Date |
---|---|
GB8333984D0 true GB8333984D0 (en) | 1984-02-01 |
GB2158622A GB2158622A (en) | 1985-11-13 |
Family
ID=10553610
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB08333984A Withdrawn GB2158622A (en) | 1983-12-21 | 1983-12-21 | Computer controlled systems |
Country Status (5)
Country | Link |
---|---|
EP (1) | EP0165986A1 (en) |
AU (1) | AU3788185A (en) |
GB (1) | GB2158622A (en) |
IT (1) | IT1177492B (en) |
WO (1) | WO1985002925A1 (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5699509A (en) * | 1995-06-07 | 1997-12-16 | Abbott Laboratories | Method and system for using inverted data to detect corrupt data |
JP6686892B2 (en) * | 2014-10-24 | 2020-04-22 | ソニー株式会社 | Memory controller, memory system, and method of controlling memory controller |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2036517B2 (en) * | 1970-07-23 | 1972-10-19 | Ibm Deutschland Gmbh, 7000 Stuttgart | PROCEDURE FOR OPERATING A DEFECTIVE MEMORY ELEMENT CONTAINING A MEMORY FOR PROGRAM-CONTROLLED ELECTRONIC DATA PROCESSING SYSTEMS |
GB1344474A (en) * | 1971-03-04 | 1974-01-23 | Plessey Co Ltd | Fault detection and handling arrangements for use in data proces sing systems |
US3768071A (en) * | 1972-01-24 | 1973-10-23 | Ibm | Compensation for defective storage positions |
SE387764B (en) * | 1975-09-16 | 1976-09-13 | Ericsson Telefon Ab L M | METHOD OF DETECTING ERRORS IN A MEMORY DEVICE AND CATEGORY APPLICATION LOGIC FOR PERFORMING THE SET |
GB2099616A (en) * | 1981-06-03 | 1982-12-08 | Jpm Automatic Machines Ltd | Improvements relating to microprocessor units |
US4525599A (en) * | 1982-05-21 | 1985-06-25 | General Computer Corporation | Software protection methods and apparatus |
GB2122777A (en) * | 1982-06-16 | 1984-01-18 | Open Computer Services Limited | Software protection apparatus and method |
WO1984000225A1 (en) * | 1982-06-21 | 1984-01-19 | Daniel Muessli | Method for scrambling digital information and device for implementing such method |
EP0114522A3 (en) * | 1982-12-27 | 1986-12-30 | Synertek Inc. | Rom protection device |
GB8302096D0 (en) * | 1983-01-26 | 1983-03-02 | Int Computers Ltd | Software protection in computer systems |
-
1983
- 1983-12-21 GB GB08333984A patent/GB2158622A/en not_active Withdrawn
-
1984
- 1984-12-20 WO PCT/GB1984/000445 patent/WO1985002925A1/en unknown
- 1984-12-20 AU AU37881/85A patent/AU3788185A/en not_active Abandoned
- 1984-12-20 EP EP85900483A patent/EP0165986A1/en not_active Withdrawn
- 1984-12-21 IT IT24167/84A patent/IT1177492B/en active
Also Published As
Publication number | Publication date |
---|---|
IT1177492B (en) | 1987-08-26 |
AU3788185A (en) | 1985-07-12 |
GB2158622A (en) | 1985-11-13 |
EP0165986A1 (en) | 1986-01-02 |
WO1985002925A1 (en) | 1985-07-04 |
IT8424167A0 (en) | 1984-12-21 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU7820987A (en) | Parallel processor error checking | |
ES8406759A1 (en) | Computer system with multiple operating systems. | |
ATE64020T1 (en) | METHOD AND DEVICE FOR MEMORY ACCESS IN MULTIPROCESSOR SYSTEMS. | |
IL67664A (en) | Computer memory system with data,address and operation error detection | |
GB8333984D0 (en) | Computer controlled systems | |
KR970002668A (en) | Software driver for system bus | |
DE69434144D1 (en) | Symmetrical multiprocessor system with a unified environment and distributed system functions | |
GB1164000A (en) | Data Processing System with Controls to Deal with Requests from Subsystem for Prohibited Operations | |
KR850700166A (en) | Improvements in or about a computer system | |
JPS57189398A (en) | Control system for memory system | |
ES8301540A1 (en) | Shared use of microprocessor memory fields. | |
JPS5740790A (en) | Storage control system | |
JPS57111746A (en) | Instruction parallel execution system | |
JPS5712469A (en) | Buffer memory control system | |
FR2308164A1 (en) | Coherent control of information in hierarchy of memories - ensures optimum control of data in different speed processors | |
JPS57153352A (en) | Input and output instruction tracing system | |
JPS5729164A (en) | Computer system | |
Veselovskii et al. | Magnetic-bubble memory in multiprocessor computer systems with a common control. | |
JPS63292248A (en) | Data processing system | |
TRAKHTENGERTS | Programmed operation of automatic control systems(Russian book) | |
JPS57169858A (en) | Data processor | |
JPS54129948A (en) | Data processor | |
JPS6459570A (en) | Image data rotation processor | |
KR930010775A (en) | Image processing device | |
JPS6476338A (en) | Duplexed file control system |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |