GB2387943A - Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion - Google Patents

Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion

Info

Publication number
GB2387943A
GB2387943A GB0312605A GB0312605A GB2387943A GB 2387943 A GB2387943 A GB 2387943A GB 0312605 A GB0312605 A GB 0312605A GB 0312605 A GB0312605 A GB 0312605A GB 2387943 A GB2387943 A GB 2387943A
Authority
GB
United Kingdom
Prior art keywords
data
encoder
data bits
next group
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB0312605A
Other versions
GB0312605D0 (en
Inventor
Andrew Volk
Srinvasan Rajappa
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Intel Corp
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Publication of GB0312605D0 publication Critical patent/GB0312605D0/en
Publication of GB2387943A publication Critical patent/GB2387943A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation
    • G06F13/4204—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus
    • G06F13/4234—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus
    • G06F13/4239—Bus transfer protocol, e.g. handshake; Synchronisation on a parallel bus being a memory bus with asynchronous protocol
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/38—Information transfer, e.g. on bus
    • G06F13/42—Bus transfer protocol, e.g. handshake; Synchronisation

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Dc Digital Transmission (AREA)

Abstract

: An embodiment of a computer system implementing dynamic bus inversion includes a first system logic device having a dynamic bus inversion encoder and also includes a second system logic device having a dynamic bus inversion decoder. The first and second system logic devices are coupled via a data bus. The encoder compares a group of data bits currently placed on the data bus with a next group of data bits to be placed on the data bus. If the encoder determines that greater than a predetermined number of bit transitions would occur between the current and next group of data bits, the encoder inverts the next group of data bits before placing the next group of data bits onto the data bus. The encoder also asserts an inversion signal that is received by the decoder. In response to the assertion of the inversion signal, the decoder inverts the previously inverted next group of data bits to restore the original data.
GB0312605A 2000-11-07 2001-10-12 Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion Withdrawn GB2387943A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US70822100A 2000-11-07 2000-11-07
PCT/US2001/031816 WO2002039290A2 (en) 2000-11-07 2001-10-12 Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion

Publications (2)

Publication Number Publication Date
GB0312605D0 GB0312605D0 (en) 2003-07-09
GB2387943A true GB2387943A (en) 2003-10-29

Family

ID=24844882

Family Applications (1)

Application Number Title Priority Date Filing Date
GB0312605A Withdrawn GB2387943A (en) 2000-11-07 2001-10-12 Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion

Country Status (6)

Country Link
KR (1) KR20040012677A (en)
CN (1) CN1483166A (en)
AU (1) AU2002211646A1 (en)
DE (1) DE10196834T1 (en)
GB (1) GB2387943A (en)
WO (1) WO2002039290A2 (en)

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP1380961B1 (en) * 2002-07-10 2006-04-05 STMicroelectronics S.r.l. Process and device for reducing bus switching activity and computer program product therefor
JP2004080553A (en) * 2002-08-21 2004-03-11 Nec Corp Circuit and method for data output
EP1403775B1 (en) * 2002-09-25 2006-03-08 STMicroelectronics S.r.l. Process and devices for transmiting digital signals over buses and computer program product therefor
EP1403774B1 (en) 2002-09-25 2007-07-25 STMicroelectronics S.r.l. Process and devices for transmitting digital signals over buses and computer program product therefor
KR100459726B1 (en) * 2002-10-05 2004-12-03 삼성전자주식회사 Data inversion circuit of multi-bit pre-fetch semiconductor device and method there-of
US6992506B2 (en) 2003-03-26 2006-01-31 Samsung Electronics Co., Ltd. Integrated circuit devices having data inversion circuits therein with multi-bit prefetch structures and methods of operating same
DE602005004408T2 (en) 2004-06-21 2008-05-21 Nxp B.V. DATA PROCESSING SYSTEM AND METHOD FOR CONNECTING ARBITRATION
US7764792B1 (en) * 2005-01-13 2010-07-27 Marvell International Ltd. System and method for encoding data transmitted on a bus
US7869525B2 (en) * 2005-08-01 2011-01-11 Ati Technologies, Inc. Dynamic bus inversion method and system
KR100621353B1 (en) 2005-11-08 2006-09-07 삼성전자주식회사 Data in-out put circuit with verification for data inversion and semiconductor memory device having the same
KR100877680B1 (en) * 2006-04-04 2009-01-09 삼성전자주식회사 Method and Computer readable recording media, and apparatus for interfacing between semiconductor devices using single ended parallel interface system
KR100782327B1 (en) 2006-05-27 2007-12-06 삼성전자주식회사 Method and Computer readable recording media, and apparatus for interfacing between semiconductor devices using single ended parallel interface system
US8552891B2 (en) 2006-05-27 2013-10-08 Samsung Electronics Co., Ltd. Method and apparatus for parallel data interfacing using combined coding and recording medium therefor
US7688102B2 (en) 2006-06-29 2010-03-30 Samsung Electronics Co., Ltd. Majority voter circuits and semiconductor devices including the same
KR100845141B1 (en) * 2007-01-17 2008-07-10 삼성전자주식회사 Single rate interface device, dual rate interface device and dual rate interfacing method
CN101788967B (en) * 2010-03-09 2012-02-08 西安电子科技大学 Encoding and decoding method for crosstalk resistant on-chip bus and encoding and decoding device thereof
US8260992B2 (en) 2010-04-12 2012-09-04 Advanced Micro Devices, Inc. Reducing simultaneous switching outputs using data bus inversion signaling
CN103885913B (en) * 2014-03-26 2017-01-04 中国科学院声学研究所 Bus coding and decoding device and method thereof
KR20160058503A (en) * 2014-11-17 2016-05-25 에스케이하이닉스 주식회사 Semiconductor Memory Apparatus
US10623200B2 (en) * 2018-07-20 2020-04-14 Nvidia Corp. Bus-invert coding with restricted hamming distance for multi-byte interfaces
US10963405B2 (en) 2019-03-29 2021-03-30 Intel Corporation Minimum input/output toggling rate for interfaces

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0520650A1 (en) * 1991-06-19 1992-12-30 AT&T Corp. Low power signaling using gray codes
JPH0969075A (en) * 1995-08-31 1997-03-11 Nippon Telegr & Teleph Corp <Ntt> Bus circuit
US5960468A (en) * 1997-04-30 1999-09-28 Sony Corporation Asynchronous memory interface for a video processor with a 2N sized buffer and N+1 bit wide gray coded counters

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0520650A1 (en) * 1991-06-19 1992-12-30 AT&T Corp. Low power signaling using gray codes
JPH0969075A (en) * 1995-08-31 1997-03-11 Nippon Telegr & Teleph Corp <Ntt> Bus circuit
US5960468A (en) * 1997-04-30 1999-09-28 Sony Corporation Asynchronous memory interface for a video processor with a 2N sized buffer and N+1 bit wide gray coded counters

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
PATENT ABSTRACTS OF JAPAN vol.1997, no.07,31 July 1997 (1997-07-31) & JP 09 069075 A (NIPPON TELEGR& TELEPH CORP <NTT>), 11 March 1997 (1997-03-11) abstract; figure 1 *

Also Published As

Publication number Publication date
AU2002211646A1 (en) 2002-05-21
CN1483166A (en) 2004-03-17
DE10196834T1 (en) 2003-11-13
WO2002039290A3 (en) 2003-04-03
GB0312605D0 (en) 2003-07-09
WO2002039290A2 (en) 2002-05-16
KR20040012677A (en) 2004-02-11

Similar Documents

Publication Publication Date Title
GB2387943A (en) Method and apparatus for reducing simultaneous switching output noise using dynamic bus inversion
TW358264B (en) Semiconductor memory system using a clock-synchronous semiconductor device and a semiconductor memory device for use in the same
TW329497B (en) Image processing device and image processing method
CA2197820A1 (en) Image Coded Data Re-Encoding Apparatus
TW339424B (en) Method and apparatus for power supply switching with logic integrity protection
TW337007B (en) Apparatus and method for positively and substractively decoding addresses on a bus
NO20032174L (en) Reduction of transmitter power in a high-speed connection system
WO2002014993A3 (en) Efficient clock start and stop apparatus for clock forwarded sytem i/o
JPS6218117A (en) Sound signal encoding device
ATE289088T1 (en) CODED CLOCKS FOR DISTRIBUTING SEVERAL CLOCK SIGNALS TO SEVERAL DEVICES IN A COMPUTER SYSTEM
KR950004778A (en) Wireless communication device
KR950006707B1 (en) Signal processing integrated circuit device
JPH03164961A (en) Apparatus and method for transmitting data via serial data bus
MY137012A (en) Electronic equipment and data processing method therefor
TW362173B (en) Meta-hardened flip-flop
EP4068144A3 (en) Method, system, apparatus, medium, and program for physical design wiring and optimization
US7358868B2 (en) Method and circuit system for the synchronous transmission of digital signals through a bus
TW200511027A (en) Information processing apparatus, memory, information processing method, and program
US7913101B2 (en) Method and apparatus for treating a signal
Wei et al. Implementation of local area digital audio broadcasting system upon I2C network
JP2001359154A (en) Output data processor for base station modem for is-2000 mobile communication system
KR900015474A (en) Digital data expansion method and data expansion circuit
KR20010057360A (en) Bus invert coding/decoding method and device controlled most significant bit
JP2576526B2 (en) I / O signal monitoring circuit
US7813447B2 (en) Apparatus, system, and method for dynamic phase equalization in a communication channel

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)