GB2337026B - Method of etching silicon nitride - Google Patents

Method of etching silicon nitride

Info

Publication number
GB2337026B
GB2337026B GB9809769A GB9809769A GB2337026B GB 2337026 B GB2337026 B GB 2337026B GB 9809769 A GB9809769 A GB 9809769A GB 9809769 A GB9809769 A GB 9809769A GB 2337026 B GB2337026 B GB 2337026B
Authority
GB
United Kingdom
Prior art keywords
silicon nitride
etching silicon
etching
nitride
silicon
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
GB9809769A
Other versions
GB9809769D0 (en
GB2337026A (en
Inventor
Yi-Chun Chang
Ming-Sheng Kuo
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
United Microelectronics Corp
Original Assignee
United Microelectronics Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by United Microelectronics Corp filed Critical United Microelectronics Corp
Priority to GB9809769A priority Critical patent/GB2337026B/en
Priority to DE19821452A priority patent/DE19821452B4/en
Priority to NL1009202A priority patent/NL1009202C2/en
Priority to JP10139493A priority patent/JPH11283964A/en
Priority to FR9806530A priority patent/FR2775830B1/en
Publication of GB9809769D0 publication Critical patent/GB9809769D0/en
Publication of GB2337026A publication Critical patent/GB2337026A/en
Application granted granted Critical
Publication of GB2337026B publication Critical patent/GB2337026B/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic System or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76Making of isolation regions between components
    • H01L21/762Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76224Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using trench refilling with dielectric materials
GB9809769A 1998-03-09 1998-05-07 Method of etching silicon nitride Expired - Fee Related GB2337026B (en)

Priority Applications (5)

Application Number Priority Date Filing Date Title
GB9809769A GB2337026B (en) 1998-03-09 1998-05-07 Method of etching silicon nitride
DE19821452A DE19821452B4 (en) 1998-03-09 1998-05-13 A method of making a shallow trench isolation in a semiconductor substrate
NL1009202A NL1009202C2 (en) 1998-03-09 1998-05-19 Method for etching silicon nitride.
JP10139493A JPH11283964A (en) 1998-03-09 1998-05-21 Etching method of silicon nitride
FR9806530A FR2775830B1 (en) 1998-03-09 1998-05-25 PROCESS FOR ATTACKING SILICON NITRIDE

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
TW87103397 1998-03-09
GB9809769A GB2337026B (en) 1998-03-09 1998-05-07 Method of etching silicon nitride
NL1009202A NL1009202C2 (en) 1998-03-09 1998-05-19 Method for etching silicon nitride.

Publications (3)

Publication Number Publication Date
GB9809769D0 GB9809769D0 (en) 1998-07-08
GB2337026A GB2337026A (en) 1999-11-10
GB2337026B true GB2337026B (en) 2000-11-08

Family

ID=27269304

Family Applications (1)

Application Number Title Priority Date Filing Date
GB9809769A Expired - Fee Related GB2337026B (en) 1998-03-09 1998-05-07 Method of etching silicon nitride

Country Status (5)

Country Link
JP (1) JPH11283964A (en)
DE (1) DE19821452B4 (en)
FR (1) FR2775830B1 (en)
GB (1) GB2337026B (en)
NL (1) NL1009202C2 (en)

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5269879A (en) * 1991-10-16 1993-12-14 Lam Research Corporation Method of etching vias without sputtering of underlying electrically conductive layer
US5719089A (en) * 1996-06-21 1998-02-17 Vanguard International Semiconductor Corporation Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices
US5728619A (en) * 1996-03-20 1998-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Selective reactive Ion etch (RIE) method for forming a narrow line-width high aspect ratio via through an integrated circuit layer

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4857140A (en) * 1987-07-16 1989-08-15 Texas Instruments Incorporated Method for etching silicon nitride
US5176790A (en) * 1991-09-25 1993-01-05 Applied Materials, Inc. Process for forming a via in an integrated circuit structure by etching through an insulation layer while inhibiting sputtering of underlying metal
DE4340590A1 (en) * 1992-12-03 1994-06-09 Hewlett Packard Co Trench isolation using doped sidewalls
US5514247A (en) * 1994-07-08 1996-05-07 Applied Materials, Inc. Process for plasma etching of vias
US5935877A (en) * 1995-09-01 1999-08-10 Applied Materials, Inc. Etch process for forming contacts over titanium silicide
US5843847A (en) * 1996-04-29 1998-12-01 Applied Materials, Inc. Method for etching dielectric layers with high selectivity and low microloading

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5269879A (en) * 1991-10-16 1993-12-14 Lam Research Corporation Method of etching vias without sputtering of underlying electrically conductive layer
US5728619A (en) * 1996-03-20 1998-03-17 Taiwan Semiconductor Manufacturing Company, Ltd. Selective reactive Ion etch (RIE) method for forming a narrow line-width high aspect ratio via through an integrated circuit layer
US5719089A (en) * 1996-06-21 1998-02-17 Vanguard International Semiconductor Corporation Method for etching polymer-assisted reduced small contacts for ultra large scale integration semiconductor devices

Also Published As

Publication number Publication date
NL1009202C2 (en) 1999-11-22
GB9809769D0 (en) 1998-07-08
JPH11283964A (en) 1999-10-15
GB2337026A (en) 1999-11-10
DE19821452A1 (en) 1999-09-23
FR2775830A1 (en) 1999-09-10
DE19821452B4 (en) 2005-02-17
FR2775830B1 (en) 2002-10-11

Similar Documents

Publication Publication Date Title
SG67561A1 (en) Etching of silicon nitride
EP1326269A4 (en) Method of producing silicon wafer and silicon wafer
AU2864499A (en) Method of etching
GB2334374B (en) Process for wet etching of semiconductor wafers
GB2347268B (en) Method of semiconductor device fabrication
AU2152000A (en) Fabrication of gallium nitride layers on silicon
GB2333267B (en) Method of etching a silicon layer
EP1329948A4 (en) High speed silicon etching method
SG72964A1 (en) Etching method
EP1345262A4 (en) Method for producing silicon wafer and silicon wafer
EP1120822A4 (en) Method of manufacturing semiconductor device
AU4458001A (en) Method of surface treatment of semiconductor
GB2334621B (en) Method of manufacturing semiconductor device
AU1801000A (en) Method of manufacturing single-crystal silicon carbide
HK1045402A1 (en) Etching of semiconductor wafer edges
GB2316805B (en) method for dry-etching of silicon substrate
AU2001239776A1 (en) Silicon wafer manufacturing system and method
EP0706206A3 (en) Method for etching silicon nitride
EP0766307A4 (en) Silicon nitride circuit substrate
SG82617A1 (en) Production method for silicon epitaxial wafer
SG114463A1 (en) Multiple-step plasma etching process for silicon nitride
SG93259A1 (en) Method of manufacturing epitaxial silicon wafer
GB9814540D0 (en) Method of manufacturing semiconductor devices
SG67503A1 (en) Process for etching semiconductor wafers
EP1187188A4 (en) Method of processing wafer

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 20090507