GB2205432A - Eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays - Google Patents

Eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays Download PDF

Info

Publication number
GB2205432A
GB2205432A GB08812935A GB8812935A GB2205432A GB 2205432 A GB2205432 A GB 2205432A GB 08812935 A GB08812935 A GB 08812935A GB 8812935 A GB8812935 A GB 8812935A GB 2205432 A GB2205432 A GB 2205432A
Authority
GB
United Kingdom
Prior art keywords
data lines
data
voltage levels
period
time period
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB08812935A
Other versions
GB2205432B (en
GB8812935D0 (en
Inventor
Donald Earl Castleberry
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
General Electric Co
Original Assignee
General Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by General Electric Co filed Critical General Electric Co
Publication of GB8812935D0 publication Critical patent/GB8812935D0/en
Publication of GB2205432A publication Critical patent/GB2205432A/en
Application granted granted Critical
Publication of GB2205432B publication Critical patent/GB2205432B/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/34Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source
    • G09G3/36Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters by control of light from an independent source using liquid crystals
    • G09G3/3611Control of matrices with row and column drivers
    • G09G3/3648Control of matrices with row and column drivers using an active matrix
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0243Details of the generation of driving signals
    • G09G2310/0248Precharge or discharge of column electrodes before or after applying exact column voltages
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2310/00Command of the display device
    • G09G2310/02Addressing, scanning or driving the display screen or processing steps related thereto
    • G09G2310/0264Details of driving circuits
    • G09G2310/027Details of drivers for data electrodes, the drivers handling digital grey scale data, e.g. use of D/A converters
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G2320/00Control of display operating conditions
    • G09G2320/02Improving the quality of display appearance
    • G09G2320/0209Crosstalk reduction, i.e. to reduce direct or indirect influences of signals directed to a certain pixel of the displayed image on other pixels of said image, inclusive of influences affecting pixels in different frames or fields or sub-images which constitute a same image, e.g. left and right images of a stereoscopic display
    • GPHYSICS
    • G09EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
    • G09GARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
    • G09G3/00Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes
    • G09G3/20Control arrangements or circuits, of interest only in connection with visual indicators other than cathode-ray tubes for presentation of an assembly of a number of characters, e.g. a page, by composing the assembly by combination of individual elements arranged in a matrix no fixed position being assigned to or needed to be assigned to the individual characters or partial characters
    • G09G3/2007Display of intermediate tones
    • G09G3/2011Display of intermediate tones by amplitude modulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Crystallography & Structural Chemistry (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Liquid Crystal Display Device Control (AREA)
  • Control Of Indicators Other Than Cathode Ray Tubes (AREA)
  • Liquid Crystal (AREA)

Description

METHOD AND SYSTEM FOR ELIMINATING CROSS-TALK IN THIN FILM TRANSISTOR
MATRIX ADDRESSED LIQUID CRYSTAL DISPLAYS 220 54 32 The present invention is generally directed to a method and means for eliminating cross-talk in liquid crystal display devices. The method is applicable to two-state display devices and also to gray level display devices. More particularly, the present invention is related to a display device in which means for preventing cross-talk between data lines and pixels is provided.
A proper understanding of the present invention can only be had by understanding the operation of a liquid crystal display device and the problems of parasitic capacitance inherent in the structure of these devices. In p-icular, a liquid crystal display device typically art includes a pair of substrates fixed a specified distance apart. This distance is typically approximately 6 microns.
A liquid crystal material is disposed between the substrates. The substrates are selected so that at least one of them is transparent. If backlighting is provided as a means for providing or enhancing the display and image, it is required that both substrates be substantially transparent. On one of these substrates there is disposed a transparent ground plane conductor typically comprising material such as indium tin oxide (ITO). The opposing substrate contains a g-rid-like array of individual electrode elements, called pixel electrodes. A semiconductor switch (preferably a thin film transistor) is associated with each of these pixel electrodes and is typically disposed on the substrate containing these electrodes. These transistor switches are usually based upon either amorphous silicon.or polycrystalline silicon technology. At present, amorphous silicon technology is preferred beckuse of its lower process temperature requirements. In effect, the aforementioned structure results in an array of capacitor-like circuit elements in which liquid crystal material acts as a dielectric. Application of voltage to a pixel electrode results in an electro-optical transformation of the liquid crystal material. This transformation is the basis for the display of text or graphical information seen on the device. It is noted that the invention herein is particularly applicable to the above-described display device in that each of the pixel electrodes is associated with its own semiconductor switch which may be turned on or off so that each individual pixel element may be controlled is by signals supplied to its associated semiconductor switch. These semiconductor devices essentially act as electron valves for the deposition of charge on individual pixel electrodes.
Each transistor is provided with a scan line signal and a data line signal. In general, there are M data lines and N scan lines. Typically, the gate of each transistor switch is connected to a scan line and the source or drain of the transistor switch is connected to a data line.
In operation, a signal level is established on each of the M data lines. At this point, one of the N scan lines is activated so that the voltages appearing on the. data lines is applied to the pixel electrodes through their respective semiconductor switch elements. A necessary consequence of the arrangement described is that each pixel electrode is surrounded on both sides by data lines. One of the data lines is the data lines associated with the pixel electrode. However, the other data line is associated with an adjacent pixel electrode. This latter data line carries 1 a different information signal. Also inherent in this structure are certain capacitive features. In particular, the pixel electrode and its opposing ground plane electrode portion form a capacitive structure. In addition, there are parasitic capacitances between each data line and its surrounding pixel electrode elements. Moreover, there is a parasitic capacitance which exists between the source and drain of the semiconductor switch element. The parasitic capacitances permit undesired signals to be applied to the pixel electrodes.
In a typical operational sequence, desired voltage levels are established on the data lines and a scan line is activated so as to apply these voltages to a single row of pixel electrodes. After a time sufficient for charging the LC capacitor, a different scan line is activated and a different set of data voltages is applied to a different pixel row. Typically, an adjacent pixel row is selected for writing video information. Thus, in a typical operation, one row of the display device can be written at one time, from the top to the bottom of the screen. In television applications, this top to bottom writing occurs in approxi mately 1/30th or 1/60th of a second. Thus, in this time period, a complete image is displayed on the screen. This image may include both text and graphical information.
As is well known in the electrical arts, capaci tive effects are generally proportional to area and in versely proportional to distance. Thus, in.high resolution liquid crystal display devices, the parasitic capacitance effects are particularly undesirable because of the requirement for small spacing between the lines. In typical applications contemplated herein_, such as a television environment, the pixel electrodes are approximately 100 microns on a side and separated by a space of approximately microns with an area of approximately 10 x 10 microns being set aside from each pixel for the placement of its associated semiconductor switch element. Thus it is found that in high resolution thin film transistor matrix addressed liquid crystal displays, the parasitic capacitance between the data lines and the pixel electrode is not insignificant when compared to the pixel capacitance. It is also noted that the parasitic capacitance between the data lines and the pixel electrode is increased by the presence of the parasitic source to drain capacitance in the switch element itself. In operation of such a display, the voltage on a pixel is set during its row address time. The semicond,---tor switch is then turned off and the voltage should remain fixed until the display is refreshed. However, any change in the voltage on an adjacent data line produces a change in the voltage on the pixel. In many drive schemes, the RMS voltage on a data line typically varies between 0 and 5 volts, depending on how many elements in the column are turned on. This results in an uncertainty or cross-talk in the voltage on the pixel. The maximum value for this voltage is 2 [(C D + C SD)/CLC] 5 volts. Here C D is the parasitic capacitance arising from proximity of the data lines to the pixel electrode; C SD is the parasitic source drain switch capacitance; and C LC is the capacitance associ ated with the liquid crystal cell structures itself. The factor of 2 results from the fact that there are two data lines adjacent to each pixel electrode. In a design in which there are approximately 100 pixels per inch, this results in a maximum voltage error of approximately 0.2 volts RMS. While this is not critical for on-off displays, it is very significant for gray scale displays where changes in the voltage of 0.05 volts RMS are visible.
One method for reducing cross-talk of the kind discussed above is the use of a storage capacitor in paral- lel with C L C' This reduces the maximum error voltage. However, this method is undesirable because it usually requires additional processing steps, because it can cause additional defects to be present and because it reduces the active area of the pixel elements.
In accordance with a preferred embodiment of the present invention, a matrix addressed liquid crystal display dev.ice having means for sequentially applying an enabling signal on the scan lines also includes means for applying a plurality of data signals on the data lines. In the present invention, these data signals are operative in a period of time between successively activated scan line enabling signals so that during a first portion of this time, the desired voltage levels are impressed on the data lines. During a second portion of this time period, corrective voltage levels are applied to the data lines so that over the totality of these time periods, an approximately constant RMS voltage is applied to at least some of these data lines. In accordance with another embodiment of the present invention, a liquid crystal display is operated to achieve this constant RMS voltage. In accordance with another embodiment of the present invention, multiple scan line time periods are permitted to elapse before providing a corrective voltage level so as to again achieve an approximately constant RMS voltage over a specified period of time. Operating liquid crystal displays in this way eliminates the uncertainty in the voltage on a pixel element caused by the parasitic capacitance between data lines and the pixel 1 electrode so that a constant shift exists which can be used to compensate by appropriate additive scaling of the data voltages. The invention can be used to improve the operation of both gray scale and non-gray scale liquid crystal display devices. several means for achieving these results, and also to eliminate cross-talk in liquid crystal display devices, are described herein.
The invention both as to organization and method of practice, together with various objects and advantages thereof, may be better understood by reference to the following description taken in connection with the accompanying drawings in which:
1 Figure I is a schematic diagram illustrating an overall view of the structure of the present invention; Figure 2 is an electrical circuit schematic diagram of a portion of the pixel array shown in Figure I which particularly illustrates the presence of the parasitic capacitances whose effects are sought to be mitigated by the present invention; Figure 3 is a graph of voltage versus time for specified data line and scan line signals; Figure 4 is a graph of voltage as a function of time for a data line in which the RMS correction voltage is applied subsequent to a specified plurality of scan line activation periods; Figure 5 is a schematic diagram illustrating one method for application of RMS voltage correction waveforms for the situation in which an on-off display is employed; Figure 6 is a schematic diagram illustrating a variation of the circuit shown in Figure 5; Figure 7 is a schematic diagram of an analog RMS voltage compensation scheme for gray scale display devices; Figure 8 is a schematic diagram illustrating an alternate digital gray scale display compensation system.
An overall view of a liquid crystal display device is shown in Figure 1. The primary component of such a device is array 20 of individually controllable pixel elements. Typically, this array is arranged in a rec tangular grid with each grid location including a trans- parent pixel electrode and its associated semiconductor switch which functions to apply a voltage to its associated pixel electrode. There are typically as many semiconductor switches as pixel electrodes. However, it is noted that this is not required for the operation of the present invention. Also, while it is noted that the pixel array is generally established in a rectangular grid, the present invention is also not limited to the utilization of rectangular grid structures. For convenience of presentation and understanding, pixel array 20 may be considered to be a rectangular pixel array arranged in M columns and N rows. Data driver 30 are provided with serial data which represents video information in either analog or digital form. A pixel clock typically operating at M times the ihe frequency of the indicated LINE CLOCK is used to effect proper timing for data driver 30. Data driver 30 thus typically possesses M output lines. These output lines are typically all valid at a particular point in time at which time scan driver 40, under control of the LINE CLOCK signal permits data from the M output data driver lines to be applied to a row of pixel electrodes through the operation of a semiconductor switch disposed, for example, at the intersection of the m th data driver line and the n th scan driver line. Accordingly, it is seen that there is a scan driver line for each row of pixel array 20. Thus there are, in general, N output lines from scan driver 40.
The particular problem presented by the pixel electrode and data electrode arrangement is more particularly illustrated in Figure 2. In particular, attention is directed to the pixel electrode associated with m th data line and the n th scan line. It is noted therein that a capacitive circuit element C LC exists as a result of the presence of pixel electrode 21 in conjunction with its opposing ground plane electrode portion (not visible) and the associated liquid crystal material (also not visible). Also shown in Figure 2 is the presence'of parasitic C SD source drain capacitance associated with switching element 25. This capacitance is denoted symbolically by C SD. Also 5 shown in Figure 2 is the presence of parasitic capacitance C D which exists between the m th data line and the indicated pixel electrode 21. (Other pixel electrodes are shown, but are not provided with reference numerals.) It is further noted that a parasitic capacitance exists between pixel electrode 21 and data line (m + 1) to its right in Figure 2. However, it is assumed herein that this capacitance is considered in a determination of the value for C D with which it is associated. It is also noted that capacitance C D and capacitance C SD are effectively in parallel and thus their is effects are additive. It is further seen that data lines are referred to by reference numeral 24; likewise, scan lines are referred to by reference numeral 22.
The problem solved by the present invention is now considered further with a more thorough analysis of Figure 2. In particular, with respect to pixel electrode 21, it is observed that voltage signals occurring on data line (m + 1) may be applied to pixel electrode 21 through its capacitive coupling (not shown, see above) to this data line which exists as a result of the necessarily close proximity between pixel electrode 21 and data line (m + 1). In a similar fashion, signals applied to data line m may also appear on pixel electrode 21 even though semiconductor switch 25 is turned off as a result of voltages applied to data line m because parasitic capacitance C SD can operate to couple data line m with pixel electrode 21. Likewise, pixel electrode 21 is also capacitively coupled through C D to data line m for the same reasons that is coupled to data line (m + 1). Thus, during time intervals in which information is being supplied to other rows (e.g., scan line (n + 1) or scan line (n + 2) active), spurious signals may also be applied to row n. It is this problem which, in one aspect,- the present invention seeks to ameliorate. For purposes of illustration, the parasitic capacitances are shown for the cell in row n and column m only; while these effects exist for all of the pixel cells, they are only considered for the aforementioned cell for purposes of illustration herein.
The method for solving the aforementioned cross- talk problems is illustrated in Figure 3. In particular, the first waveform illustrated therein illustrates two methods for solving the problem. Time periods T I and T 2 are aszociated with one of these methods. Time period T 3 is associated with another of these methods. They are shown on the same time scale only for convenience of presentation.
First is considered the operation of the present invention in time periods T I and T 2 The method for crosstalk correction illustrated for the time period T I + T 2 is applicable to binary (that is, on-off) displays. In particular, the waveform shown in the first two graphs of Figure 3 illustrates the signals which are deliberately applied to the pixel electrode in the n th row and m th column. When scan line n is active (as during the first half of period T I), a "I" is written onto the pixel electrode. During the second half of period T,,. a "0" is applied to the data line, although it is not written into the pixel electrode since the scan pulse is not active for the second half of it. The opposite situation is true if it is desired in period T I to write a binary "0" into the same pixel cell. Thus, over the period of time T I there is a constant RMS voltage applied to data line m. A compensating voltage may be applied to 1 counteract this constant RMS voltage so as to provide a bter screen image.
ett, Attention is now directed to the method of crosstalk elimination illustrated in period T 3 It is again noted that these two separate methods are shown in the same figure only for convenience and for purposes of comparison. In general, the voltage waveforms shown for data line in in period T 3 are of a different character than the simple binary complements illustrated for those applied in the time period T 1 + T 2 In particular, the method illustrated by the waveform on data line m in period T 3 is applicable to the situation in which gray scale displays are employed.
For gray scale displays, a voltage V 1 such that 0 5 V 1 S V max is applied during the first half of the line is address time and its RMS complement is applied for the second half. In particular, its RMS complement is computed as:
V 2, =-/v max 2 - v 1 2.
Thus in time T 3 period there are two distinct voltages applied to data line m. In the first half of the time period, the voltage applied is V I' In the second half of the time period T 3' the voltage applied to data line m is V 2' its RMS complement. Again, this assures a constant RMS voltage on data line m. It is further noted that if higher voltages than V 0 = V max are available, then correction may be applied over a shorter time duration to produce the same constant RMS voltage levels. It is not necessary that the time interval T 3 be split in two equal parts.
Another embodiment of the present invention is illustrated in Figure 4. The principals involved, however, are nonetheless the same. In particular, after a certain number.of row address times, N max' a correction voltage is applied to data line m so that over an extended period of time, the RMS voltage is a constant value. As illustrated in Figure 4, the voltage applied in the correction interval 'Is selected to be the RMS complement of the average voltage applied during the N max row address times. It is noted that Figure 4 illustrates relative values and timing and that in particular, during the row address times illustrated, it is not necessarily true that the data values are all binary ones. In the implementation illustrated in Figure 4, all data lines are addressed in a normal manner and then an RMS correction waveform is applied.to give constant RMS voltage on the data line over the whole. internal (row address times + correction interval). If the same amplitude is applied during the correction, the correction time interval is equal to N max row address times. If twice the maximum data voltage is available, only one-fourth of the row address time is required.
An illustration of digital means to accomplish the method illustrated in periods T 1 and T 2 of Figure 3 is illustrated in Figures 5 and 6. In particular, it is noted that EXCLUSIVE OR circuits 31 may be employed to perform the desired binary complementation operation indicated above. For a bilevel display, this circuit provides a constant RMS waveform which is generated by inverting the data for half of the line address time enabling the scan output for the non-inverted half of the line address time. This is accomplished with an EXCLUSIVE OR gate on each data driver output as illustrated in Figure 5 or by the use of an EXCLUSIVE OR gate on the serial data input line to a shift register in data driver 30. In this latter implementation, data is fed into,the data drivers twice for each line address time. It 1 11 is also noted that in this latter embodiment, only a single EXCLUSIVE OR circuit 32 need be employed (see Figure 6).
For a multilevel or gray scale display, implementations of the corrective method described above are shown in Figures 7 and S. In particular, in the circuit shown in Figure 7, analog sample and hold drivers 55 and 56 are employed. The RMS complement is generated using analog circuits such as squarer 51, adder/subtracter 52, square root calculator 53 and switch 54 which is selected by the scan enable signal to select raw input line video data or analog video data which has been processed to produce RMS complement values. Timing signals applied to sample and hold circuits 55 and 56 insure that valid data is simulta- neously available to a single selected row of the display as determined by its associated video display data.
A second implementation of RMS complement generation means is illustrated in Figure S. This implementation uses digital data and a lookup table (LUT) to determine the RMS complement. Digital to analog converters 66 are used as the data line drivers. In particular, Figure 8 illustrates the situation in which video data is input in digital form with 8 bits being assigned to determine one of 256 gray scale levels applicable to the pixel electrodes. In particular, data is supplied to lookup table 60 which represents (for example) a 256 x 256 element ROM which is employed to determine RMS complements for any of the possible 256 data input combinations. The scan enable signal is operative to control switch 64 which selects either the raw digital data or digital data which has been processed to determine its RMS complement. For example, see the waveform, illustrated in the second half of time period T 3 in the first graph shown in Figure 3 above. This 8 bit binary data is supplied to the data bus and to data latches 65. Each of these latches drives a digital-to-analog converter 66 which is used to drive the various data lines in the pixel array. In this manner, the desired RMS voltage waveform is applied to the data lines to achieve the desired constant RMS voltage.
Accordingly, it is seen that the method and apparatus of the present invention are suitable for the elimination of cross-talk in matrix addressed liquid crystal displays. More particularly, it is seen that the method and apparatus of the present invention provide a means for compensating for additional signals which may be undesirably applied to the various pixel elements. It is seen that this method is particularly important in high resolution displays because of the higher parasitic effects resulting from closer proximity structures. Thus, the uncertainty in the voltage on an element caused by the parasitic capacitance between the data lines and the pixel electrodes is removed. It is noted that the method of the present invention is readily implementable and solves a significant problem in the fabrication of high resolution liquid crystal display devices.
While the invention has been described in detail herein in accord with certain preferred embodiments thereof, many modifications and changes therein may be effected by those skilled in the art.
-is-

Claims (1)

  1. CLAIMS:
    1. A display device comprising:
    plurality of pixel electrodes disposed in a grid pattern on a first insulative substrate; plurality of semiconductor switching devices associated with corresponding pixel electrodes; a second substrate having disposed thereon at least one ground plane electrode, said second substrate being disposed adjacent to said first substrate at a predetermined distance therefrom; liquid crystal material disposed between said substrates so that said pixel electrodes, said at least one ground plane electrode and said liquid crystal material form electrical devices having capacitive characteristics; a plurality of electrically conductive scan lines, each said scan line being connected to a plurality of said semiconductor switching devices associated with a row of said pixel electrode grid; a plurality of electrically conductive data lines, each said data line being connected to a plurality of said semiconductor switch devices associated with a column of said pixel electrode grid; means for sequentially applying an enabling signal to said scan lines; and means for applying a plurality of data signals to said data lines, characterized in that the lastmentioned means is operative, in a period of time between successively activated scan line enabling signals, so that during a first portion of said time period desired voltage levels are impressed on said data lines and during a second portion of said time period, corrective voltage levels are applied to said data lines so that in said time period, an approximately constant RMS voltage is applied to at least some of said data lines.
    - 2. The device of claim I in which said corrective voltage levels are the binary complements of said desired voltage levels.
    3. The device of claim I in which said corrective voltage levels represent the RMS complement of said desired voltage levels.
    4. The device of claim I in which said first portion of said time period and said second portion of said time period are equal in duration.
    5. A method for driving the scan lines and the data lines in a matrix addressed liquid crystal display, said method comprising:
    sequentially applying an enabling signal to said scan lines; and applying a plurality of data signals to said data lines, said data signals being operative, in a period of time between successively activated scan line enabling signals, so that during a first portion of said time period desired voltage levels are impressed upon said data lines and during a second portion of said period, corrective voltage levels are applied to said data lines so that, in said time period, an approximately constant P14S voltage is applied to at least some of said data lines.
    6. The device of claim 5 in which said corrective voltage levels are the binary complements of said desired voltage levels.
    7. The device of claim 5 in which said corrective voltage levels represent the RMS complement of said desired voltage levels.
    S. The device of claim 5 in which said first portion of said time period and said second portion of said time period are equal in duration.
    9. A display device comprising:
    1 a plurality of pixel electrodes disposed in a grid pattern on a first insulative substrate; a plurality of semiconductor switching devices associated with corresponding pixel electrodes; a second substrate having disposed thereon at least one ground plane electrode, said second substrate being disposed adjacent to said first substrate at a predetermined distance therefrom; liquid crystal material disposed between said substrates so that said pixel electrodes, said at least one ground plane electrode and said liquid crystal material form electrical devices having capacitive characteristics; a plurality of electrically conductive scan lines, is each said scan line being connected to a plurality of said semiconductor switching devices associated with a row of said pixel electrode grid; a plurality of electrically conductive data lines, each said data line being connected to a plurality of said semiconductor switch devices associated with a column of said pixel electrode grid; means for sequentially applying an enabling signal to said scan lines; and means for applying a plurality of data signals to said data lines, characterized in that the lastmentioned means is operative in a period of time equal to a multiple of the time period between successive applications of said -scan line signals, so that during said extended period various desired voltage levels are impressed on said data lines and that during a period subsequent to this extended period, a corrective voltage level is applied to said data lines so that over said extended period and said subsequent period an approximately constant RMS voltage is applied to at least some of said data lines.
    1.1 Published 1988 at The Patent Office, State House, 66!71 High Holborn, London WC1R 4TP. Further copies may be obtained from The Patent Office, Sales Branch, St Mary Cray, Orpington, Kent BR5 3RD. Printed by Multiplex techniques Itd, St Mary Cray, Kent. Con. 1/87.
GB8812935A 1987-06-01 1988-06-01 Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays Expired - Lifetime GB2205432B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US5651287A 1987-06-01 1987-06-01
CA000566659A CA1319454C (en) 1987-06-01 1988-05-12 Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays

Publications (3)

Publication Number Publication Date
GB8812935D0 GB8812935D0 (en) 1988-07-06
GB2205432A true GB2205432A (en) 1988-12-07
GB2205432B GB2205432B (en) 1992-01-02

Family

ID=25671892

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8812935A Expired - Lifetime GB2205432B (en) 1987-06-01 1988-06-01 Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays

Country Status (6)

Country Link
JP (1) JP2659553B2 (en)
CA (1) CA1319454C (en)
DE (1) DE3817967B4 (en)
FR (1) FR2615993B1 (en)
GB (1) GB2205432B (en)
SE (1) SE466423B (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471228A (en) * 1992-10-09 1995-11-28 Tektronix, Inc. Adaptive drive waveform for reducing crosstalk effects in electro-optical addressing structures

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE68922197T2 (en) * 1988-12-23 1995-08-10 Fujitsu Ltd Method and device for operating a liquid crystal display.
RU2066074C1 (en) * 1992-12-30 1996-08-27 Малое научно-производственное предприятие "ЭЛО" Active display matrix for liquid crystal screens
US5479280A (en) * 1992-12-30 1995-12-26 Goldstar Co., Ltd. Active matrix for liquid crystal displays having two switching means and discharging means per pixel
TW277129B (en) * 1993-12-24 1996-06-01 Sharp Kk
DE19540146B4 (en) * 1994-10-27 2012-06-21 Nec Corp. Active matrix liquid crystal display with drivers for multimedia applications and driving methods therefor
JP5186492B2 (en) * 2006-05-26 2013-04-17 イー インク コーポレイション Method for driving an electro-optic display
CN105469732B (en) 2014-09-05 2019-02-05 联想(北京)有限公司 Display device and electronic equipment

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2146473A (en) * 1983-09-10 1985-04-17 Standard Telephones Cables Ltd Addressing liquid crystal displays
GB2156567A (en) * 1984-03-30 1985-10-09 Nat Res Dev A flat-panel display
GB2173629A (en) * 1986-04-01 1986-10-15 Stc Plc Addressing liquid crystal cells
GB2180385A (en) * 1983-04-19 1987-03-25 Canon Kk Driving display devices

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4250503A (en) * 1977-07-26 1981-02-10 National Research Development Corporation Apparatus for displaying waveforms on a matrix display
JPS57204592A (en) * 1981-06-11 1982-12-15 Sony Corp Two-dimensional address device
JPS5821793A (en) * 1981-07-31 1983-02-08 セイコーエプソン株式会社 Driving of liquid crystal display
JPS5872191A (en) * 1981-10-26 1983-04-30 セイコーエプソン株式会社 Driving system for liquid crystal display
JPH0680477B2 (en) * 1985-02-06 1994-10-12 キヤノン株式会社 Liquid crystal display panel and driving method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2180385A (en) * 1983-04-19 1987-03-25 Canon Kk Driving display devices
GB2146473A (en) * 1983-09-10 1985-04-17 Standard Telephones Cables Ltd Addressing liquid crystal displays
GB2156567A (en) * 1984-03-30 1985-10-09 Nat Res Dev A flat-panel display
GB2173629A (en) * 1986-04-01 1986-10-15 Stc Plc Addressing liquid crystal cells

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5471228A (en) * 1992-10-09 1995-11-28 Tektronix, Inc. Adaptive drive waveform for reducing crosstalk effects in electro-optical addressing structures

Also Published As

Publication number Publication date
SE8801672L (en) 1988-12-02
SE466423B (en) 1992-02-10
JP2659553B2 (en) 1997-09-30
GB2205432B (en) 1992-01-02
DE3817967A1 (en) 1988-12-22
GB8812935D0 (en) 1988-07-06
FR2615993B1 (en) 1993-05-28
JPS6456423A (en) 1989-03-03
DE3817967B4 (en) 2005-11-24
CA1319454C (en) 1993-06-22
FR2615993A1 (en) 1988-12-02
SE8801672D0 (en) 1988-05-03

Similar Documents

Publication Publication Date Title
US4873516A (en) Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays
EP0622772B1 (en) Method and apparatus for eliminating crosstalk in active matrix liquid crystal displays
US6222516B1 (en) Active matrix liquid crystal display and method of driving the same
JP3869464B2 (en) Active matrix liquid crystal display device and method for driving such device
US4795239A (en) Method of driving a display panel
US4635127A (en) Drive method for active matrix display device
US5686935A (en) Data line drivers with column initialization transistor
EP0313876B1 (en) A method for eliminating crosstalk in a thin film transistor/liquid crystal display
JP3863214B2 (en) Video signal supply device
EP0216188A2 (en) Matrix display panel
EP0190738A2 (en) Display panel and method of driving the same
EP0554129B1 (en) Active matrix display device and its driving method
KR20090077707A (en) Liquid crystal display apparatus
GB2136622A (en) Display devices
CA1319454C (en) Method and system for eliminating cross-talk in thin film transistor matrix addressed liquid crystal displays
US6636196B2 (en) Electro-optic display device using a multi-row addressing scheme
EP0731439B1 (en) A data line driver for applying brightness signals to a display
US20070171171A1 (en) Display device and driving method
KR970004603B1 (en) Method and system for elimination cross-talk in thin transistor matrix addressed liquid crystal displays
EP0544427B1 (en) Display module drive circuit having a digital source driver capable of generating multi-level drive voltages from a single external power source
US6215465B1 (en) Apparatus and method of displaying image by liquid crystal display device
JPH0458036B2 (en)
US20030112211A1 (en) Active matrix liquid crystal display devices
JPH06205341A (en) Driving circuit for display device
JP2718835B2 (en) Liquid crystal display

Legal Events

Date Code Title Description
PE20 Patent expired after termination of 20 years

Expiry date: 20080531