GB2194388A - Integrated circuit devices - Google Patents

Integrated circuit devices Download PDF

Info

Publication number
GB2194388A
GB2194388A GB8620291A GB8620291A GB2194388A GB 2194388 A GB2194388 A GB 2194388A GB 8620291 A GB8620291 A GB 8620291A GB 8620291 A GB8620291 A GB 8620291A GB 2194388 A GB2194388 A GB 2194388A
Authority
GB
United Kingdom
Prior art keywords
devices
integrated circuit
mounting structure
silicon
heat transfer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
GB8620291A
Other languages
English (en)
Other versions
GB8620291D0 (en
Inventor
Peter Henry Saul
David John Pedder
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Plessey Co Ltd
Original Assignee
Plessey Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Plessey Co Ltd filed Critical Plessey Co Ltd
Priority to GB8620291A priority Critical patent/GB2194388A/en
Publication of GB8620291D0 publication Critical patent/GB8620291D0/en
Priority to PCT/GB1987/000588 priority patent/WO1988001437A1/fr
Publication of GB2194388A publication Critical patent/GB2194388A/en
Withdrawn legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/34Arrangements for cooling, heating, ventilating or temperature compensation ; Temperature sensing arrangements
    • H01L23/36Selection of materials, or shaping, to facilitate cooling or heating, e.g. heatsinks
    • H01L23/373Cooling facilitated by selection of materials for the device or materials for thermal expansion adaptation, e.g. carbon
    • H01L23/3738Semiconductor materials
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/12Mountings, e.g. non-detachable insulating substrates
    • H01L23/14Mountings, e.g. non-detachable insulating substrates characterised by the material or its electrical properties
    • H01L23/147Semiconductor insulating substrates
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73207Bump and wire connectors

Landscapes

  • Engineering & Computer Science (AREA)
  • Chemical & Material Sciences (AREA)
  • Materials Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Cooling Or The Like Of Semiconductors Or Solid State Devices (AREA)
GB8620291A 1986-08-20 1986-08-20 Integrated circuit devices Withdrawn GB2194388A (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
GB8620291A GB2194388A (en) 1986-08-20 1986-08-20 Integrated circuit devices
PCT/GB1987/000588 WO1988001437A1 (fr) 1986-08-20 1987-08-20 Dispositifs a circuits integres

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
GB8620291A GB2194388A (en) 1986-08-20 1986-08-20 Integrated circuit devices

Publications (2)

Publication Number Publication Date
GB8620291D0 GB8620291D0 (en) 1986-10-01
GB2194388A true GB2194388A (en) 1988-03-02

Family

ID=10602999

Family Applications (1)

Application Number Title Priority Date Filing Date
GB8620291A Withdrawn GB2194388A (en) 1986-08-20 1986-08-20 Integrated circuit devices

Country Status (2)

Country Link
GB (1) GB2194388A (fr)
WO (1) WO1988001437A1 (fr)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4907065A (en) * 1988-03-01 1990-03-06 Lsi Logic Corporation Integrated circuit chip sealing assembly
EP0372108B1 (fr) * 1988-12-05 1994-08-31 Heinz Karl Diedrich Récipient à vide pour le refroidissement cryogénique d'un empaquetage pour dispositif électronique
JP2726141B2 (ja) * 1990-06-05 1998-03-11 三菱電機株式会社 半導体装置およびその製造方法

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0007993A1 (fr) * 1978-07-12 1980-02-20 Siemens Aktiengesellschaft Plaque de conducteurs pour le montage et la connexion électrique de pastilles semiconductrices
US4246597A (en) * 1979-06-29 1981-01-20 International Business Machines Corporation Air cooled multi-chip module having a heat conductive piston spring loaded against the chips
US4561011A (en) * 1982-10-05 1985-12-24 Mitsubishi Denki Kabushiki Kaisha Dimensionally stable semiconductor device

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2312172A1 (fr) * 1975-05-22 1976-12-17 Ibm Procede de fabrication d'ensembles de circuits integres
JPS58143556A (ja) * 1982-02-22 1983-08-26 Fujitsu Ltd 高密度集積回路用パツケ−ジ
GB2144907A (en) * 1983-08-09 1985-03-13 Standard Telephones Cables Ltd Mounting integrated circuit devices

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0007993A1 (fr) * 1978-07-12 1980-02-20 Siemens Aktiengesellschaft Plaque de conducteurs pour le montage et la connexion électrique de pastilles semiconductrices
US4246597A (en) * 1979-06-29 1981-01-20 International Business Machines Corporation Air cooled multi-chip module having a heat conductive piston spring loaded against the chips
US4561011A (en) * 1982-10-05 1985-12-24 Mitsubishi Denki Kabushiki Kaisha Dimensionally stable semiconductor device

Also Published As

Publication number Publication date
GB8620291D0 (en) 1986-10-01
WO1988001437A1 (fr) 1988-02-25

Similar Documents

Publication Publication Date Title
US5222014A (en) Three-dimensional multi-chip pad array carrier
US5701032A (en) Integrated circuit package
US6002168A (en) Microelectronic component with rigid interposer
US5155661A (en) Aluminum nitride multi-chip module
US4000509A (en) High density air cooled wafer package having improved thermal dissipation
US5525834A (en) Integrated circuit package
EP0638931B1 (fr) Module à multi-puce
US5942795A (en) Leaded substrate carrier for integrated circuit device and leaded substrate carrier device assembly
US5039628A (en) Flip substrate for chip mount
US4926241A (en) Flip substrate for chip mount
US5646828A (en) Thin packaging of multi-chip modules with enhanced thermal/power management
US6319829B1 (en) Enhanced interconnection to ceramic substrates
KR100269528B1 (ko) 고성능 멀티 칩 모듈 패키지
US5789816A (en) Multiple-chip integrated circuit package including a dummy chip
US5130768A (en) Compact, high-density packaging apparatus for high performance semiconductor devices
JPS63239832A (ja) Icチップ用パッケージおよびその製造方法
IE810415L (en) Semiconductor integrated circuit device with a heat sink
KR100386018B1 (ko) 스택형반도체디바이스패키지
US20160163610A1 (en) Semiconductor die and package jigsaw submount
US4601526A (en) Integrated circuit chip carrier
US4292647A (en) Semiconductor package and electronic array having improved heat dissipation
US20070130554A1 (en) Integrated Circuit With Dual Electrical Attachment Pad Configuration
EP1435659A1 (fr) Matrice partielle de plots de contacts pour contacts près d'une puce
US11830804B2 (en) Over and under interconnects
KR100733684B1 (ko) 소자의 전기 접촉을 위한 방법 및 장치

Legal Events

Date Code Title Description
WAP Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1)