GB2156553B - Semiconductor memory redundancy circuit - Google Patents
Semiconductor memory redundancy circuitInfo
- Publication number
- GB2156553B GB2156553B GB8505764A GB8505764A GB2156553B GB 2156553 B GB2156553 B GB 2156553B GB 8505764 A GB8505764 A GB 8505764A GB 8505764 A GB8505764 A GB 8505764A GB 2156553 B GB2156553 B GB 2156553B
- Authority
- GB
- United Kingdom
- Prior art keywords
- ordinary
- memory
- word line
- memory section
- redundancy circuit
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/84—Masking faults in memories by using spares or by reconfiguring using programmable devices with improved access time or stability
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C29/00—Checking stores for correct operation ; Subsequent repair; Testing stores during standby or offline operation
- G11C29/70—Masking faults in memories by using spares or by reconfiguring
- G11C29/78—Masking faults in memories by using spares or by reconfiguring using programmable devices
- G11C29/83—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption
- G11C29/832—Masking faults in memories by using spares or by reconfiguring using programmable devices with reduced power consumption with disconnection of faulty elements
Landscapes
- For Increasing The Reliability Of Semiconductor Memories (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Semiconductor Memories (AREA)
Abstract
A redundancy circuit for a semiconductor memory includes an ordinary decoder which selects a desired memory section in an ordinary memory, and a spare decoder which selects a desired memory section in a spare memory. The ordinary decoder includes a plurality of output inverters, each of which is connected to the corresponding ordinary memory section via an ordinary memory word line. A fuse is disposed in the ordinary memory word line so that the output inverter is disconnected from the ordinary memory section when some defects are included in the corresponding ordinary memory section. A pull-down transistor is connected to the ordinary memory word line in order to permanently maintain the ordinary memory word line at the logic low when the corresponding fuse is burned out. <IMAGE>
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP59045102A JPS60191500A (en) | 1984-03-08 | 1984-03-08 | Redundancy circuit |
Publications (3)
Publication Number | Publication Date |
---|---|
GB8505764D0 GB8505764D0 (en) | 1985-04-11 |
GB2156553A GB2156553A (en) | 1985-10-09 |
GB2156553B true GB2156553B (en) | 1988-04-20 |
Family
ID=12709923
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
GB8505764A Expired GB2156553B (en) | 1984-03-08 | 1985-03-06 | Semiconductor memory redundancy circuit |
Country Status (3)
Country | Link |
---|---|
JP (1) | JPS60191500A (en) |
DE (1) | DE3508157A1 (en) |
GB (1) | GB2156553B (en) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
EP0213044A3 (en) * | 1985-08-20 | 1989-03-22 | STMicroelectronics, Inc. | Defective element disabling circuit having a laser-blown fuse |
JPS63168900A (en) * | 1987-01-06 | 1988-07-12 | Toshiba Corp | Semiconductor memory |
Family Cites Families (6)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS57150197A (en) * | 1981-03-11 | 1982-09-16 | Nippon Telegr & Teleph Corp <Ntt> | Storage circuit |
JPS58164099A (en) * | 1982-03-25 | 1983-09-28 | Toshiba Corp | Semiconductor memory |
JPS58208998A (en) * | 1982-05-28 | 1983-12-05 | Toshiba Corp | Semiconductor memory device |
US4494220A (en) * | 1982-11-24 | 1985-01-15 | At&T Bell Laboratories | Folded bit line memory with one decoder per pair of spare rows |
US4538247A (en) * | 1983-01-14 | 1985-08-27 | Fairchild Research Center | Redundant rows in integrated circuit memories |
JPS59151398A (en) * | 1983-02-17 | 1984-08-29 | Mitsubishi Electric Corp | Semiconductor storage device |
-
1984
- 1984-03-08 JP JP59045102A patent/JPS60191500A/en active Pending
-
1985
- 1985-03-06 GB GB8505764A patent/GB2156553B/en not_active Expired
- 1985-03-07 DE DE19853508157 patent/DE3508157A1/en active Granted
Also Published As
Publication number | Publication date |
---|---|
GB8505764D0 (en) | 1985-04-11 |
DE3508157A1 (en) | 1985-09-19 |
DE3508157C2 (en) | 1988-04-28 |
GB2156553A (en) | 1985-10-09 |
JPS60191500A (en) | 1985-09-28 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US5621691A (en) | Column redundancy circuit and method of semiconductor memory device | |
GB2195480B (en) | Column redundancy circuit for dynamic random access memory | |
US5691946A (en) | Row redundancy block architecture | |
JPS6425398A (en) | Semiconductor memory | |
DE3279894D1 (en) | Semiconductor memory device | |
GB2265031B (en) | Row redundancy circuit for a semiconductor memory device | |
JPH03171499A (en) | Memory device | |
KR910004189B1 (en) | Semiconductor memory device with normal word line and standard word line | |
KR910009549B1 (en) | Semiconductor memory device hauing retandent circuit | |
EP0472209A3 (en) | Semiconductor memory device having redundant circuit | |
EP0376245A3 (en) | Semiconductors memory device provided with an improved redundant decoder | |
DE3485734D1 (en) | SEMICONDUCTOR STORAGE DEVICE. | |
US5457656A (en) | Zero static power memory device redundancy circuitry | |
US6477072B2 (en) | Layout design method on semiconductor chip for avoiding detour wiring | |
EP0419760A3 (en) | Zero standby power, radiation hardened, memory redundancy circuit | |
GB2156553B (en) | Semiconductor memory redundancy circuit | |
JP3319395B2 (en) | Redundant device for semiconductor device | |
HK1004494A1 (en) | Recundancy circuit for an integrated circuit semiconductor memory | |
EP0514164A2 (en) | Efficiency improved DRAM row redundancy circuit | |
KR870011622A (en) | READ ONLY MEMORY | |
KR950003400B1 (en) | Fuse box of serial read/write access memory device | |
JPH11110996A (en) | Semiconductor storage device | |
KR940012407A (en) | Low power fuse box and redundancy circuit having same | |
JPS6120299A (en) | Semiconductor memory | |
JPH1166881A (en) | Semiconductor storage device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PE20 | Patent expired after termination of 20 years |
Effective date: 20050305 |