GB2084771A - Improvements in or relating to circuit arrangements for detecting malfunctioning in direct data controllers of microprocessor systems - Google Patents
Improvements in or relating to circuit arrangements for detecting malfunctioning in direct data controllers of microprocessor systems Download PDFInfo
- Publication number
- GB2084771A GB2084771A GB8127032A GB8127032A GB2084771A GB 2084771 A GB2084771 A GB 2084771A GB 8127032 A GB8127032 A GB 8127032A GB 8127032 A GB8127032 A GB 8127032A GB 2084771 A GB2084771 A GB 2084771A
- Authority
- GB
- United Kingdom
- Prior art keywords
- output
- address
- input
- parity bit
- memory
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Withdrawn
Links
- 230000015654 memory Effects 0.000 claims abstract description 39
- 230000002093 peripheral effect Effects 0.000 claims description 7
- 101001106432 Homo sapiens Rod outer segment membrane protein 1 Proteins 0.000 description 6
- 101150065817 ROM2 gene Proteins 0.000 description 6
- 102100021424 Rod outer segment membrane protein 1 Human genes 0.000 description 6
- 230000000694 effects Effects 0.000 description 2
- 230000000644 propagated effect Effects 0.000 description 2
- 238000001514 detection method Methods 0.000 description 1
- 238000010586 diagram Methods 0.000 description 1
- 238000000034 method Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
- G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Quality & Reliability (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Techniques For Improving Reliability Of Storages (AREA)
- Detection And Correction Of Errors (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT24466/80A IT1148900B (it) | 1980-09-05 | 1980-09-05 | Disposizione circuitale atta a rilevare la presenza di malfunzionamenti degli organi preposti al trasferimento diretto di dati in un sistema utilizzante un microprocessore di tipo commerciale |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB2084771A true GB2084771A (en) | 1982-04-15 |
Family
ID=11213632
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB8127032A Withdrawn GB2084771A (en) | 1980-09-05 | 1981-09-07 | Improvements in or relating to circuit arrangements for detecting malfunctioning in direct data controllers of microprocessor systems |
Country Status (5)
| Country | Link |
|---|---|
| BR (1) | BR8105469A (pt) |
| DE (1) | DE3135136A1 (pt) |
| FR (1) | FR2495355A1 (pt) |
| GB (1) | GB2084771A (pt) |
| IT (1) | IT1148900B (pt) |
Cited By (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0133569A2 (de) * | 1983-08-10 | 1985-02-27 | Siemens Aktiengesellschaft | Schaltungsanordnung für Fernmeldeanlagen, insbesondere Fernsprechvermittlungsanlagen, mit Datensicherung durch Paritätsbits |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| CN116994634B (zh) * | 2023-09-26 | 2023-12-12 | 南京邮电大学 | 一种忆阻器阵列故障测试电路 |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS5283046A (en) * | 1975-12-30 | 1977-07-11 | Fujitsu Ltd | Check system of error detection circuit |
-
1980
- 1980-09-05 IT IT24466/80A patent/IT1148900B/it active
-
1981
- 1981-08-27 BR BR8105469A patent/BR8105469A/pt unknown
- 1981-08-28 FR FR8116456A patent/FR2495355A1/fr not_active Withdrawn
- 1981-09-04 DE DE19813135136 patent/DE3135136A1/de not_active Withdrawn
- 1981-09-07 GB GB8127032A patent/GB2084771A/en not_active Withdrawn
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| EP0133569A2 (de) * | 1983-08-10 | 1985-02-27 | Siemens Aktiengesellschaft | Schaltungsanordnung für Fernmeldeanlagen, insbesondere Fernsprechvermittlungsanlagen, mit Datensicherung durch Paritätsbits |
| EP0133569A3 (de) * | 1983-08-10 | 1985-04-03 | Siemens Aktiengesellschaft | Schaltungsanordnung für Fernmeldeanlagen, insbesondere Fernsprechvermittlungsanlagen, mit Datensicherung durch Paritätsbits |
Also Published As
| Publication number | Publication date |
|---|---|
| IT8024466A0 (it) | 1980-09-05 |
| IT1148900B (it) | 1986-12-03 |
| DE3135136A1 (de) | 1982-04-08 |
| FR2495355A1 (fr) | 1982-06-04 |
| BR8105469A (pt) | 1982-05-11 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US4839856A (en) | Memory access control circuit | |
| EP0140752B1 (en) | Memory subsystem | |
| US4571676A (en) | Memory module selection and reconfiguration apparatus in a data processing system | |
| US4028683A (en) | Memory patching circuit with counter | |
| US4359771A (en) | Method and apparatus for testing and verifying the operation of error control apparatus within a memory | |
| US5031094A (en) | Switch controller | |
| KR910003382B1 (ko) | 레지스터를 구비한 반도체 메모리 장치 | |
| EP0062431A1 (en) | A one chip microcomputer | |
| EP0076155B1 (en) | Memory system | |
| US4481579A (en) | Digital data apparatus having a plurality of selectively addressable peripheral units | |
| EP0454836B1 (en) | System for memory data integrity | |
| US4376972A (en) | Sequential word aligned address apparatus | |
| JPS61112221A (ja) | 書込可能リ−ドオンリメモリにおける多重書込可能初期化ワ−ド | |
| JPS63116258A (ja) | デ−タ処理システム | |
| US5086505A (en) | Selective individual reset apparatus and method | |
| EP0032136A2 (en) | Memory system | |
| GB2084771A (en) | Improvements in or relating to circuit arrangements for detecting malfunctioning in direct data controllers of microprocessor systems | |
| EP1104579B1 (en) | Memory supervision | |
| KR920003699B1 (ko) | 레지스터회로 | |
| US4791552A (en) | Apparatus and method for addressing semiconductor arrays in a main memory unit on consecutive system clock cycles | |
| EP0182501A2 (en) | Memory mapping method and apparatus | |
| JPH04310161A (ja) | データ読出回路 | |
| GB2084768A (en) | Circuit arrangement for rapidly exchanging data between the memory of an electronic processor and the interface units of its peripheral units | |
| JPS63197251A (ja) | 情報処理装置 | |
| US5479165A (en) | Two-dimensional coding apparatus |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| WAP | Application withdrawn, taken to be withdrawn or refused ** after publication under section 16(1) |