GB2017987A - Method of and apparatus for processing data, particularly digital audio signals - Google Patents

Method of and apparatus for processing data, particularly digital audio signals

Info

Publication number
GB2017987A
GB2017987A GB7909915A GB7909915A GB2017987A GB 2017987 A GB2017987 A GB 2017987A GB 7909915 A GB7909915 A GB 7909915A GB 7909915 A GB7909915 A GB 7909915A GB 2017987 A GB2017987 A GB 2017987A
Authority
GB
United Kingdom
Prior art keywords
speed
processor
memory
slow
audio signals
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
GB7909915A
Other versions
GB2017987B (en
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
British Broadcasting Corp
Original Assignee
British Broadcasting Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by British Broadcasting Corp filed Critical British Broadcasting Corp
Priority to GB7909915A priority Critical patent/GB2017987B/en
Publication of GB2017987A publication Critical patent/GB2017987A/en
Application granted granted Critical
Publication of GB2017987B publication Critical patent/GB2017987B/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F17/00Digital computing or data processing equipment or methods, specially adapted for specific functions
    • G06F17/10Complex mathematical operations

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Mathematical Physics (AREA)
  • Data Mining & Analysis (AREA)
  • General Physics & Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Computational Mathematics (AREA)
  • Pure & Applied Mathematics (AREA)
  • Databases & Information Systems (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Algebra (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)

Abstract

A digital data processor comprises a high-speed processor (50) having input ports (52) and output ports (54), a memory (56), and a slow-speed support processor (58), the memory being accessible to both the high-speed and slow-speed processors. Data exchange between the high-speed processor and the memory does not interrupt the high-speed processor. The high-speed processor can effect processing in dependence upon parameters written into the memory by the slow-speed processor and which may have been derived by analysing data supplied to the slow- speed processor from the high-speed processor via the memory. <IMAGE>
GB7909915A 1978-03-29 1979-03-21 Method of and apparatus for processing data particularly digital audio signals Expired GB2017987B (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
GB7909915A GB2017987B (en) 1978-03-29 1979-03-21 Method of and apparatus for processing data particularly digital audio signals

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GB1229578 1978-03-29
GB7909915A GB2017987B (en) 1978-03-29 1979-03-21 Method of and apparatus for processing data particularly digital audio signals

Publications (2)

Publication Number Publication Date
GB2017987A true GB2017987A (en) 1979-10-10
GB2017987B GB2017987B (en) 1982-06-30

Family

ID=26248919

Family Applications (1)

Application Number Title Priority Date Filing Date
GB7909915A Expired GB2017987B (en) 1978-03-29 1979-03-21 Method of and apparatus for processing data particularly digital audio signals

Country Status (1)

Country Link
GB (1) GB2017987B (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB2140943A (en) * 1983-06-03 1984-12-05 Burke Cole Pullman Improvements relating to computers
US4497023A (en) * 1982-11-04 1985-01-29 Lucasfilm Ltd. Linked list of timed and untimed commands
GB2213620A (en) * 1985-11-13 1989-08-16 Sony Corp Data processing systems
US5239628A (en) * 1985-11-13 1993-08-24 Sony Corporation System for asynchronously generating data block processing start signal upon the occurrence of processing end signal block start signal
US5586256A (en) * 1989-07-20 1996-12-17 Akebia Limited Computer system using multidimensional addressing between multiple processors having independently addressable internal memory for efficient reordering and redistribution of data arrays between the processors

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4497023A (en) * 1982-11-04 1985-01-29 Lucasfilm Ltd. Linked list of timed and untimed commands
GB2140943A (en) * 1983-06-03 1984-12-05 Burke Cole Pullman Improvements relating to computers
GB2213620A (en) * 1985-11-13 1989-08-16 Sony Corp Data processing systems
GB2213620B (en) * 1985-11-13 1990-04-25 Sony Corp Data processing systems
GB2183067B (en) * 1985-11-13 1990-04-25 Sony Corp Data processing
US5239628A (en) * 1985-11-13 1993-08-24 Sony Corporation System for asynchronously generating data block processing start signal upon the occurrence of processing end signal block start signal
US5586256A (en) * 1989-07-20 1996-12-17 Akebia Limited Computer system using multidimensional addressing between multiple processors having independently addressable internal memory for efficient reordering and redistribution of data arrays between the processors

Also Published As

Publication number Publication date
GB2017987B (en) 1982-06-30

Similar Documents

Publication Publication Date Title
DE2965636D1 (en) Data processing system having an integrated stack and register machine architecture
JPS54113230A (en) Data processing system using separate input*output processors
GB8505920D0 (en) Video signal processing
BR9811615A (en) Processes and apparatus for reducing scattering in an input digital signal that includes a first sequence of sample values, and for processing acoustic signal information
GB2017987A (en) Method of and apparatus for processing data, particularly digital audio signals
JPS5318931A (en) Information processor
GB2066990B (en) Computer input/output system for chinese data processing
JPS5447546A (en) Program loading method for multiple process system
JPS553001A (en) Calender information display system
JPS51118335A (en) Partly writing system
JPS5587220A (en) Interface controller
JPS54107235A (en) Interrupt control system
JPS5621241A (en) Pipeline control method for computer operation
JPS5253639A (en) Data processing system
JPS57189264A (en) Picture viriable magnification method
JPS5668857A (en) Data processing device
JPS55153053A (en) Information processor
JPS5339022A (en) Information process unit
JPS5497755A (en) Inspection of digital protective relay
JPS5583926A (en) Interruption scanning system
JPS5642478A (en) Data transmission and processing system
JPS641368A (en) Image forming device
JPS5353939A (en) Data processing unit
JPS5498130A (en) Input/output control system
JPS51112140A (en) Buffer register

Legal Events

Date Code Title Description
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19950321