GB1568312A - Memory access control apparatus - Google Patents

Memory access control apparatus Download PDF

Info

Publication number
GB1568312A
GB1568312A GB16924/77A GB1692477A GB1568312A GB 1568312 A GB1568312 A GB 1568312A GB 16924/77 A GB16924/77 A GB 16924/77A GB 1692477 A GB1692477 A GB 1692477A GB 1568312 A GB1568312 A GB 1568312A
Authority
GB
United Kingdom
Prior art keywords
memory unit
access
signal
data
memory
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB16924/77A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fujitsu Ltd
Original Assignee
Fujitsu Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fujitsu Ltd filed Critical Fujitsu Ltd
Publication of GB1568312A publication Critical patent/GB1568312A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1605—Handling requests for interconnection or transfer for access to memory bus based on arbitration
    • G06F13/161—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement
    • G06F13/1626—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests
    • G06F13/1631—Handling requests for interconnection or transfer for access to memory bus based on arbitration with latency improvement by reordering requests through address comparison

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Memory System (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
GB16924/77A 1976-04-24 1977-04-22 Memory access control apparatus Expired GB1568312A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4703976A JPS52130246A (en) 1976-04-24 1976-04-24 Memory access control system

Publications (1)

Publication Number Publication Date
GB1568312A true GB1568312A (en) 1980-05-29

Family

ID=12764010

Family Applications (1)

Application Number Title Priority Date Filing Date
GB16924/77A Expired GB1568312A (en) 1976-04-24 1977-04-22 Memory access control apparatus

Country Status (9)

Country Link
US (1) US4115851A (US06623731-20030923-C00012.png)
JP (1) JPS52130246A (US06623731-20030923-C00012.png)
AU (1) AU501316B2 (US06623731-20030923-C00012.png)
BR (1) BR7702569A (US06623731-20030923-C00012.png)
CA (1) CA1072216A (US06623731-20030923-C00012.png)
DE (1) DE2717702C2 (US06623731-20030923-C00012.png)
ES (1) ES457764A1 (US06623731-20030923-C00012.png)
FR (1) FR2349192A1 (US06623731-20030923-C00012.png)
GB (1) GB1568312A (US06623731-20030923-C00012.png)

Families Citing this family (31)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4228500A (en) * 1978-03-27 1980-10-14 Honeywell Information Systems Inc. Command stacking apparatus for use in a memory controller
US4253144A (en) * 1978-12-21 1981-02-24 Burroughs Corporation Multi-processor communication network
US4307446A (en) * 1979-05-02 1981-12-22 Burroughs Corporation Digital communication networks employing speed independent switches
NL7907179A (nl) * 1979-09-27 1981-03-31 Philips Nv Signaalprocessorinrichting met voorwaardelijke- -interrupteenheid en multiprocessorsysteem met deze signaalprocessorinrichtingen.
US4384323A (en) * 1980-02-25 1983-05-17 Bell Telephone Laboratories, Incorporated Store group bus allocation system
US4393459A (en) * 1980-07-17 1983-07-12 International Business Machines Corp. Status reporting with ancillary data
US4380798A (en) * 1980-09-15 1983-04-19 Motorola, Inc. Semaphore register including ownership bits
JPS5786180A (en) * 1980-11-17 1982-05-29 Hitachi Ltd Memory device having address converting mechanism
US4410943A (en) * 1981-03-23 1983-10-18 Honeywell Information Systems Inc. Memory delay start apparatus for a queued memory controller
US4495567A (en) * 1981-10-15 1985-01-22 Codex Corporation Multiprocessor/multimemory control system
JPS5995151U (ja) * 1982-12-20 1984-06-28 三菱重工業株式会社 粉体供給装置
US4594657A (en) * 1983-04-22 1986-06-10 Motorola, Inc. Semaphore for memory shared by two asynchronous microcomputers
US4654787A (en) * 1983-07-29 1987-03-31 Hewlett-Packard Company Apparatus for locating memory modules having different sizes within a memory space
US4722052A (en) * 1984-04-02 1988-01-26 Sperry Corporation Multiple unit adapter
US4630197A (en) * 1984-04-06 1986-12-16 Gte Communication Systems Corporation Anti-mutilation circuit for protecting dynamic memory
US4710868A (en) * 1984-06-29 1987-12-01 International Business Machines Corporation Interconnect scheme for shared memory local networks
US4745545A (en) * 1985-06-28 1988-05-17 Cray Research, Inc. Memory reference control in a multiprocessor
US4821185A (en) * 1986-05-19 1989-04-11 American Telephone And Telegraph Company I/O interface system using plural buffers sized smaller than non-overlapping contiguous computer memory portions dedicated to each buffer
US4807184A (en) * 1986-08-11 1989-02-21 Ltv Aerospace Modular multiple processor architecture using distributed cross-point switch
US4780822A (en) * 1986-09-17 1988-10-25 Integrated Device Technology, Inc. Semaphore circuit for shared memory cells
US5301278A (en) * 1988-04-29 1994-04-05 International Business Machines Corporation Flexible dynamic memory controller
US5142638A (en) * 1989-02-07 1992-08-25 Cray Research, Inc. Apparatus for sharing memory in a multiprocessor system
JP2626154B2 (ja) * 1990-04-18 1997-07-02 日本電気株式会社 メモリアクセス制御装置
JP2511588B2 (ja) * 1990-09-03 1996-06-26 インターナショナル・ビジネス・マシーンズ・コーポレイション デ―タ処理ネットワ―ク、ロックを獲得させる方法及び直列化装置
US5206952A (en) * 1990-09-12 1993-04-27 Cray Research, Inc. Fault tolerant networking architecture
EP0543560B1 (en) * 1991-11-19 1999-12-22 Sun Microsystems, Inc. Arbitrating multiprocessor accesses to shared resources
JPH086889A (ja) * 1994-06-20 1996-01-12 Fujitsu Ltd 入出力制御装置
US6022094A (en) * 1995-09-27 2000-02-08 Lexmark International, Inc. Memory expansion circuit for ink jet print head identification circuit
US7231499B2 (en) * 2003-12-17 2007-06-12 Broadcom Corporation Prioritization of real time / non-real time memory requests from bus compliant devices
JP4494899B2 (ja) * 2004-07-29 2010-06-30 富士通株式会社 プロセッサデバッグ装置およびプロセッサデバッグ方法
JP4650552B2 (ja) * 2008-10-14 2011-03-16 ソニー株式会社 電子機器、コンテンツ推薦方法及びプログラム

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3997875A (en) * 1973-01-08 1976-12-14 U.S. Philips Corporation Computer configuration with claim cycles
JPS5434500B2 (US06623731-20030923-C00012.png) * 1973-12-30 1979-10-27
US3967246A (en) * 1974-06-05 1976-06-29 Bell Telephone Laboratories, Incorporated Digital computer arrangement for communicating data via data buses

Also Published As

Publication number Publication date
JPS52130246A (en) 1977-11-01
FR2349192A1 (fr) 1977-11-18
BR7702569A (pt) 1978-02-21
DE2717702A1 (de) 1977-11-03
FR2349192B1 (US06623731-20030923-C00012.png) 1980-04-25
AU2441977A (en) 1978-10-26
AU501316B2 (en) 1979-06-14
CA1072216A (en) 1980-02-19
DE2717702C2 (de) 1981-12-24
ES457764A1 (es) 1978-03-01
US4115851A (en) 1978-09-19
JPS5756751B2 (US06623731-20030923-C00012.png) 1982-12-01

Similar Documents

Publication Publication Date Title
GB1568312A (en) Memory access control apparatus
US4525777A (en) Split-cycle cache system with SCU controlled cache clearing during cache store access period
EP0543560B1 (en) Arbitrating multiprocessor accesses to shared resources
US4214305A (en) Multi-processor data processing system
US5721870A (en) Lock control for a shared main storage data processing system
US5522059A (en) Apparatus for multiport memory access control unit with plurality of bank busy state check mechanisms employing address decoding and coincidence detection schemes
US7350006B2 (en) System and method of interrupt handling
US4881170A (en) Instruction prefetch control apparatus
US3422401A (en) Electric data handling apparatus
US4290103A (en) System and method for achieving buffer memory coincidence in a multiprocessor system
GB1531926A (en) Hierarchical data storage systems
GB2121218A (en) Shared resource locking apparatus
EP0090026A1 (en) CACHE STORAGE USING A LOWEST PRIORITY REPLACEMENT.
US3725872A (en) Data processing system having status indicating and storage means
GB1151041A (en) Data Processing Systems.
US3444526A (en) Storage system using a storage device having defective storage locations
US4228500A (en) Command stacking apparatus for use in a memory controller
JPS5938620B2 (ja) メモリ−コントロ−ラ用優先順位指定装置
JPS6044707B2 (ja) バツフアメモリ制御回路の障害検出方式
KR900007135B1 (ko) 우선 선택회로를 갖는 바퍼 스토리지 제어 시스템
US5218688A (en) Data processing system with memory-access priority control
US4803653A (en) Memory control system
US7240144B2 (en) Arbitration of data transfer requests
JPS6156546B2 (US06623731-20030923-C00012.png)
JPH0330175B2 (US06623731-20030923-C00012.png)

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19940422