GB1490791A - Binary-coded decimal byte operating devices - Google Patents

Binary-coded decimal byte operating devices

Info

Publication number
GB1490791A
GB1490791A GB392/75A GB39275A GB1490791A GB 1490791 A GB1490791 A GB 1490791A GB 392/75 A GB392/75 A GB 392/75A GB 39275 A GB39275 A GB 39275A GB 1490791 A GB1490791 A GB 1490791A
Authority
GB
United Kingdom
Prior art keywords
store
rda
register
rdb
multiplexer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB392/75A
Other languages
English (en)
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
COMP INT POUR L INFORMATIQUE
Original Assignee
COMP INT POUR L INFORMATIQUE
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by COMP INT POUR L INFORMATIQUE filed Critical COMP INT POUR L INFORMATIQUE
Publication of GB1490791A publication Critical patent/GB1490791A/en
Expired legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491Computations with decimal numbers radix 12 or 20.
    • G06F7/492Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494Adding; Subtracting
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003Arrangements for executing specific machine instructions
    • G06F9/30007Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30025Format conversion instructions, e.g. Floating-Point to Integer, decimal conversion
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804Details
    • G06F2207/3808Details concerning the type of numbers or the way they are handled
    • G06F2207/3828Multigauge devices, i.e. capable of handling packed numbers without unpacking them
    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4924Digit-parallel adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Software Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
  • Complex Calculations (AREA)
  • Debugging And Monitoring (AREA)
GB392/75A 1974-01-07 1975-01-06 Binary-coded decimal byte operating devices Expired GB1490791A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
FR7400463A FR2291542A1 (fr) 1974-01-07 1974-01-07 Operateur de caracteres travaillant en decimal binaire

Publications (1)

Publication Number Publication Date
GB1490791A true GB1490791A (en) 1977-11-02

Family

ID=9133174

Family Applications (1)

Application Number Title Priority Date Filing Date
GB392/75A Expired GB1490791A (en) 1974-01-07 1975-01-06 Binary-coded decimal byte operating devices

Country Status (8)

Country Link
US (1) US4041290A (OSRAM)
BE (1) BE824064A (OSRAM)
DE (1) DE2500201C2 (OSRAM)
ES (1) ES433614A1 (OSRAM)
FR (1) FR2291542A1 (OSRAM)
GB (1) GB1490791A (OSRAM)
IT (1) IT1027154B (OSRAM)
NL (1) NL7416663A (OSRAM)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4276596A (en) * 1979-01-02 1981-06-30 Honeywell Information Systems Inc. Short operand alignment and merge operation
US4189767A (en) * 1978-06-05 1980-02-19 Bell Telephone Laboratories, Incorporated Accessing arrangement for interleaved modular memories
US4246644A (en) * 1979-01-02 1981-01-20 Honeywell Information Systems Inc. Vector branch indicators to control firmware
US4268909A (en) * 1979-01-02 1981-05-19 Honeywell Information Systems Inc. Numeric data fetch - alignment of data including scale factor difference
CA1145054A (en) * 1979-01-02 1983-04-19 Honeywell Information Systems Inc. Data processing system with means to align operands
US4437166A (en) 1980-12-23 1984-03-13 Sperry Corporation High speed byte shifter for a bi-directional data bus
US4718033A (en) * 1985-06-28 1988-01-05 Hewlett-Packard Company Intermediate decimal correction for sequential addition

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1250659B (de) * 1964-04-06 1967-09-21 International Business Machines Corporation, Armonk, NY (V St A) Mikroprogrammgesteuerte Datenverarbeitungsanlage
FR1436161A (fr) * 1964-04-06 1966-04-22 Ibm Unité arithmétique et logique
US3621219A (en) * 1967-08-15 1971-11-16 Hayakawa Denki Kogyo Kk Arithmetic unit utilizing magnetic core matrix registers
US3571582A (en) * 1968-02-29 1971-03-23 Gen Electric Serial bcd adder/subtracter utilizing interlaced data
US3564507A (en) * 1968-04-10 1971-02-16 Ibm Asynchronous interface for use between a main memory and a central processing unit
JPS5036542B1 (OSRAM) * 1969-12-15 1975-11-26
US3701105A (en) * 1970-07-24 1972-10-24 Ibm A central processing unit in which all data flow passes through a single arithmetic and logic unit
JPS5021330B1 (OSRAM) * 1970-11-30 1975-07-22
JPS5314182B2 (OSRAM) * 1972-05-31 1978-05-16
US3899667A (en) * 1972-12-26 1975-08-12 Raytheon Co Serial three point discrete fourier transform apparatus

Also Published As

Publication number Publication date
DE2500201C2 (de) 1985-01-10
US4041290A (en) 1977-08-09
IT1027154B (it) 1978-11-20
FR2291542B1 (OSRAM) 1978-03-31
BE824064A (fr) 1975-07-03
DE2500201A1 (de) 1975-07-17
FR2291542A1 (fr) 1976-06-11
NL7416663A (nl) 1975-07-09
ES433614A1 (es) 1976-11-16

Similar Documents

Publication Publication Date Title
EP0136656B1 (en) A nibble and word addressable memory to accessing consecutive data units for supporting decimal arithmetic operations
US4761755A (en) Data processing system and method having an improved arithmetic unit
US3591787A (en) Division system and method
US4371951A (en) Apparatus for converting serial input sparse vector format to parallel unpacked format for input to tandem arithmetic logic units
GB1490791A (en) Binary-coded decimal byte operating devices
US3202805A (en) Simultaneous digital multiply-add, multiply-subtract circuit
US3919534A (en) Data processing system
EP0140158B1 (en) Apparatus and method for converting a number in binary format to a decimal format
US4246644A (en) Vector branch indicators to control firmware
GB1375029A (OSRAM)
US5576982A (en) Fast significant bit calculator and its application to integer multiplication and division
GB1316322A (en) Scaling and number base converting apparatus
US4364025A (en) Format switch
US6240540B1 (en) Cyclic redundancy check in a computer system
US3564225A (en) Serial binary coded decimal converter
JP2579321B2 (ja) バイナリ処理装置
US4224682A (en) Pointer for defining the data by controlling merge switches
GB977430A (en) Apparatus to generate an electrical binary representation of a number from a succession of electrical binary representations of decimal digits of the number
US2928600A (en) Binary to decimal radix conversion apparatus
US4458325A (en) Calculator capable of calculating with additional externally instructed units
US4644489A (en) Multi-format binary coded decimal processor with selective output formatting
GB1475471A (en) Floating point apparatus and techniques
US3551664A (en) Bearing angle computer
US4001567A (en) Bdc corrected adder
GB876989A (en) Improvements in or relating to arithmetic units for digital computers

Legal Events

Date Code Title Description
PS Patent sealed [section 19, patents act 1949]
732 Registration of transactions, instruments or events in the register (sect. 32/1977)
PCNP Patent ceased through non-payment of renewal fee

Effective date: 19930106