GB1371552A - Arithmetic unit for the addition of two serially-present decimal numbers - Google Patents
Arithmetic unit for the addition of two serially-present decimal numbersInfo
- Publication number
- GB1371552A GB1371552A GB3566672A GB3566672A GB1371552A GB 1371552 A GB1371552 A GB 1371552A GB 3566672 A GB3566672 A GB 3566672A GB 3566672 A GB3566672 A GB 3566672A GB 1371552 A GB1371552 A GB 1371552A
- Authority
- GB
- United Kingdom
- Prior art keywords
- digits
- correction
- cycle
- gate
- registers
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
- G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
- G06F7/491—Computations with decimal numbers radix 12 or 20.
- G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
- G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
- G06F7/494—Adding; Subtracting
- G06F7/495—Adding; Subtracting in digit-serial fashion, i.e. having a single digit-handling circuit treating all denominations after each other
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F2207/491—Indexing scheme relating to groups G06F7/491 - G06F7/4917
- G06F2207/4919—Using excess-3 code, i.e. natural BCD + offset of 3, rendering the code symmetrical within the series of 16 possible 4 bit values
Landscapes
- Engineering & Computer Science (AREA)
- Computing Systems (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Mathematical Optimization (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Error Detection And Correction (AREA)
- Complex Calculations (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| IT2908773A IT1067753B (it) | 1972-07-31 | 1973-09-18 | Materiali per contatti elettrici |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19712139753 DE2139753C3 (de) | 1971-08-07 | 1971-08-07 | Rechenwerk für die Addition von zwei seriell vorliegenden Dezimalzahlen |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| GB1371552A true GB1371552A (en) | 1974-10-23 |
Family
ID=5816179
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| GB3566672A Expired GB1371552A (en) | 1971-08-07 | 1972-07-31 | Arithmetic unit for the addition of two serially-present decimal numbers |
Country Status (4)
| Country | Link |
|---|---|
| DE (1) | DE2139753C3 (https=) |
| FR (1) | FR2149824A5 (https=) |
| GB (1) | GB1371552A (https=) |
| IT (1) | IT963732B (https=) |
Families Citing this family (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JPS58137381A (ja) * | 1982-02-10 | 1983-08-15 | Sony Corp | デイジタルカラ−エンコ−ダ |
-
1971
- 1971-08-07 DE DE19712139753 patent/DE2139753C3/de not_active Expired
-
1972
- 1972-07-31 GB GB3566672A patent/GB1371552A/en not_active Expired
- 1972-08-02 FR FR7227793A patent/FR2149824A5/fr not_active Expired
- 1972-08-04 IT IT2788172A patent/IT963732B/it active
Also Published As
| Publication number | Publication date |
|---|---|
| IT963732B (it) | 1974-01-21 |
| DE2139753C3 (de) | 1974-02-21 |
| DE2139753B2 (de) | 1973-07-19 |
| DE2139753A1 (de) | 1973-02-22 |
| FR2149824A5 (https=) | 1973-03-30 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB926260A (en) | Improved floating point arithmetic circuit | |
| GB1433834A (en) | Binary divider | |
| GB1390385A (en) | Variable length arithmetic unit | |
| GB1011245A (en) | Improvements in or relating to digital computers | |
| GB889269A (en) | Electronic computer | |
| GB1390428A (en) | Binary-decimal adder for digital computers | |
| GB1579100A (en) | Digital arithmetic method and means | |
| JPS6470824A (en) | Apparatus and method for promoting floating point computation selected for expansion arithmetic logical device | |
| GB1312791A (en) | Arithmetic and logical units | |
| GB1123619A (en) | Divider circuit | |
| GB1371552A (en) | Arithmetic unit for the addition of two serially-present decimal numbers | |
| GB1316322A (en) | Scaling and number base converting apparatus | |
| GB913605A (en) | Improvements in or relating to electronic calculating apparatus | |
| GB1514320A (en) | Number processing apparatus | |
| GB963429A (en) | Electronic binary parallel adder | |
| US3937941A (en) | Method and apparatus for packed BCD sign arithmetic employing a two's complement binary adder | |
| GB991734A (en) | Improvements in digital calculating devices | |
| GB1203730A (en) | Binary arithmetic unit | |
| GB1388593A (en) | Output format control for electronic computers | |
| GB967045A (en) | Arithmetic device | |
| JPS5447539A (en) | Digital binary multiplier circuit | |
| GB802656A (en) | Electronic digital computer | |
| SU1043639A1 (ru) | Одноразр дный двоичный вычитатель | |
| GB847996A (en) | Arithmetic circuitry | |
| SU572785A1 (ru) | Суммирующее устройство дл сложени двух -разр дных чисел |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| PS | Patent sealed | ||
| PLNP | Patent lapsed through nonpayment of renewal fees |