Classifications

• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K23/00—Pulse counters comprising counting chains; Frequency dividers comprising counting chains
  • H03K23/64—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two
  • H03K23/66—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses
  • H03K23/665—Pulse counters comprising counting chains; Frequency dividers comprising counting chains with a base or radix other than a power of two with a variable counting base, e.g. by presetting or by adding or suppressing pulses by presetting
• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F11/00—Error detection; Error correction; Monitoring
  • G06F11/30—Monitoring
  • G06F11/34—Recording or statistical evaluation of computer activity, e.g. of down time, of input/output operation ; Recording or statistical evaluation of user activity, e.g. usability assessment
• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/10—Program control for peripheral devices
  • G06F13/12—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor
  • G06F13/122—Program control for peripheral devices using hardware independent of the central processor, e.g. channel or peripheral processor where hardware performs an I/O function other than control of data transfer
• • G—PHYSICS
  • G06—COMPUTING OR CALCULATING; COUNTING
  • G06F—ELECTRIC DIGITAL DATA PROCESSING
  • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
  • G06F13/14—Handling requests for interconnection or transfer
  • G06F13/20—Handling requests for interconnection or transfer for access to input/output bus
  • G06F13/24—Handling requests for interconnection or transfer for access to input/output bus using interrupt
  • G06F13/26—Handling requests for interconnection or transfer for access to input/output bus using interrupt with priority control
• • H—ELECTRICITY
  • H03—ELECTRONIC CIRCUITRY
  • H03K—PULSE TECHNIQUE
  • H03K21/00—Details of pulse counters or frequency dividers

Landscapes

• Engineering & Computer Science (AREA)
• Theoretical Computer Science (AREA)
• General Engineering & Computer Science (AREA)
• Physics & Mathematics (AREA)
• General Physics & Mathematics (AREA)
• Computer Hardware Design (AREA)
• Quality & Reliability (AREA)
• Compression, Expansion, Code Conversion, And Decoders (AREA)
• Manipulation Of Pulses (AREA)

Applications Claiming Priority (2)

Publications (1)

Family

ID=27093923

Family Applications (1)

Country Status (7)

• 1968
  • 1968-05-27 SE SE706268A patent/SE354392B/xx unknown
  • 1968-05-28 DE DE19681774335 patent/DE1774335A1/de active Pending
  • 1968-05-28 BE BE715772D patent/BE715772A/xx unknown
  • 1968-05-29 NL NL6807611A patent/NL6807611A/xx unknown
  • 1968-05-29 GB GB1231421D patent/GB1231421A/en not_active Expired
  • 1968-05-29 FR FR1566126D patent/FR1566126A/fr not_active Expired
  • 1968-05-29 JP JP3662568A patent/JPS5039978B1/ja active Pending

Also Published As

Similar Documents

Legal Events