GB1208029A - Method for manufacturing a semiconductor device - Google Patents

Method for manufacturing a semiconductor device

Info

Publication number
GB1208029A
GB1208029A GB3001268A GB3001268A GB1208029A GB 1208029 A GB1208029 A GB 1208029A GB 3001268 A GB3001268 A GB 3001268A GB 3001268 A GB3001268 A GB 3001268A GB 1208029 A GB1208029 A GB 1208029A
Authority
GB
United Kingdom
Prior art keywords
window
region
base contact
layer
type
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB3001268A
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Publication of GB1208029A publication Critical patent/GB1208029A/en
Expired legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/48Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/482Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
    • H01L23/485Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/28Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection
    • H01L23/29Encapsulations, e.g. encapsulating layers, coatings, e.g. for protection characterised by the material, e.g. carbon
    • H01L23/291Oxides or nitrides or carbides, e.g. ceramics, glass
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00Details of semiconductor or other solid state devices
    • H01L23/52Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/522Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body
    • H01L23/532Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames including external interconnections consisting of a multilayer structure of conductive and insulating layers inseparably formed on the semiconductor body characterised by the materials
    • H01L23/53204Conductive materials
    • H01L23/53209Conductive materials based on metals, e.g. alloys, metal silicides
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/0002Not covered by any one of groups H01L24/00, H01L24/00 and H01L2224/00

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Manufacturing & Machinery (AREA)
  • Electrodes Of Semiconductors (AREA)

Abstract

1,208,029. Semi-conductor devices. HITACHI Ltd. 24 June, 1968 [28 June, 1967], No. 30012/68. Heading H1K. Regions of opposite conductivity type are formed in a wafer by depositing a first impurity material of one conductivity type through a window in a first insulating layer, covering with a second insulating layer, forming a new window laterally spaced from the first window and diffusing-in a second impurity of the opposite conductivity type to that of the first impurity from the gas phase. The deposited first impurity material may be diffused-in prior to or simultaneously with the diffusion of the second impurity. A planar transistor is produced by forming a P-type base region (2) in one face of an N-type body (1), forming a window (4) in an overlying oxide layer (3a), depositing P to form a glass layer (5) over the whole surface, heating to diffuse in the P to form on N type emitter region (6), covering the glass layer with a silicon oxide, silicon nitride or alumina layer (7), e.g. by gas phase reaction, etching a further window (8) to expose part of the base region, and diffusing-in B from the gas phase to form a P+type base contact region (9), Figs. 1(a) to (f) (not shown). The emitter region (6) and base contact region (9) are exposed and ohmic contacts (21, 22) are provided by depositing a metal such as Cr, Ti, Ta, Mo, W, Ni, Mg, V, Zr, Figs. 1(g) and (h) (not shown). The contacts are provided with overlying layers 23, 24 of Au, Ag or Pt to which a Au lead may be secured, or of Cu or Ni to which a solder electrode may be secured. In a second embodiment, Fig. 2 (not shown), the base contact and emitter regions are formed by depositing B, to form a boron glass layer, which may be removed except where the base contact region is to be formed, covering the glass with a layer of silicon nitride by sputtering Si and N, forming a window and heating in a P containing atmosphere to simultaneously drive in the B from the glass layer to form the base contact region and to diffuse-in P to form the emitter region. PNP transistors may also be formed using P, As or Sb to form the N + type base contact regions.
GB3001268A 1967-06-28 1968-06-24 Method for manufacturing a semiconductor device Expired GB1208029A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP4098067 1967-06-28

Publications (1)

Publication Number Publication Date
GB1208029A true GB1208029A (en) 1970-10-07

Family

ID=12595565

Family Applications (2)

Application Number Title Priority Date Filing Date
GB3001268A Expired GB1208029A (en) 1967-06-28 1968-06-24 Method for manufacturing a semiconductor device
GB4882069A Expired GB1208030A (en) 1967-06-28 1968-06-24 A semiconductor device

Family Applications After (1)

Application Number Title Priority Date Filing Date
GB4882069A Expired GB1208030A (en) 1967-06-28 1968-06-24 A semiconductor device

Country Status (2)

Country Link
FR (1) FR1571170A (en)
GB (2) GB1208029A (en)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1764824A1 (en) * 1968-08-13 1971-11-04 Siemens Ag Field effect transistor
GB8907898D0 (en) * 1989-04-07 1989-05-24 Inmos Ltd Semiconductor devices and fabrication thereof

Also Published As

Publication number Publication date
GB1208030A (en) 1970-10-07
FR1571170A (en) 1969-06-13

Similar Documents

Publication Publication Date Title
GB972512A (en) Methods of making semiconductor devices
GB1238688A (en)
GB1399163A (en) Methods of manufacturing semiconductor devices
GB1203086A (en) Ohmic contact and electrical lead for semiconductor devices
GB1021359A (en) Improved electrical connection to a semiconductor body
GB1058250A (en) Improvements in and relating to the manufacture of semiconductor devices
GB1172230A (en) A Method of Manufacturing Semiconductor Device
GB1023531A (en) Improvements in or relating to semiconductor devices
GB1193868A (en) Ohmic Contacts for Semiconductor Devices
GB1265017A (en)
GB1245116A (en) Insulated gate field effect transistors
GB1356710A (en) Semiconductor resistor
GB911292A (en) Improvements in and relating to semi-conductor devices
GB1193532A (en) Improved Electrical Contact for Semiconductor Devices.
GB1310412A (en) Semiconductor devices
GB1208029A (en) Method for manufacturing a semiconductor device
GB1057817A (en) Semiconductor diodes and methods of making them
US3698077A (en) Method of producing a planar-transistor
GB1139352A (en) Process for making ohmic contact to a semiconductor substrate
GB1268406A (en) Improvements in and relating to pressure sensitive semiconductor devices and method of manufacturing the same
GB954534A (en) Electrode contact structures and method of providing the same
GB1279735A (en) Semiconductor device and fabrication of same
GB1258158A (en)
GB1249812A (en) Improvements relating to semiconductor devices
GB1039257A (en) Semiconductor devices

Legal Events

Date Code Title Description
PS Patent sealed
PCNP Patent ceased through non-payment of renewal fee