GB1081814A - Data handling system - Google Patents

Data handling system

Info

Publication number
GB1081814A
GB1081814A GB41685/64A GB4168564A GB1081814A GB 1081814 A GB1081814 A GB 1081814A GB 41685/64 A GB41685/64 A GB 41685/64A GB 4168564 A GB4168564 A GB 4168564A GB 1081814 A GB1081814 A GB 1081814A
Authority
GB
United Kingdom
Prior art keywords
order
word
bowr
gated
cycle
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB41685/64A
Inventor
Anton Henry Doblmaier
Randall William Downing
Michael Peter Fabisch
John Allen Harr
Harold Frederick May
John Stanley Nowak
Frank Finley Taylor
Werner Ulrich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of GB1081814A publication Critical patent/GB1081814A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G06F11/1645—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components and the comparison itself uses redundant hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1654—Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2033—Failover techniques switching over of hardware resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2043—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share a common memory address space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline, look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline, look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4825—Interrupt from clock, e.g. time of day
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/5455—Multi-processor, parallelism, distributed systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Abstract

1,081,814. Automatic exchange systems. WESTERN ELECTRIC CO. Inc. Oct. 13, 1964 [Dec. 31, 1963], No. 41685/64. Heading H4K. [Also in Division G4] In a data processing system, program overlap is achieved by causing order words incoming from a memory to the central processor to be initially stored in a buffer order word register (BOWR) where the word may be subjected to data processing whereafter, under control of a clock source, the word is transferred to an order word register (OWR) where it is further processed and wherein, during the latter process, a program address register PAR addresses the memory so as to cause the next order word to be introduced into the BOWR. By means of the BOWR it is thus possible to effectively process one word per machine cycle (5.5 Ásec.) even though the actual processing time of each word is at least 1<SP>1</SP>/ 3 machine cycles. In the event that a word requires more time for processing, e.g. because data must be read from a memory before the order word can be fully executed or because an error is detected whereby a fault detection and correction sequence must be run through, the PAR may be interrupted (but not necessarily) so as to delay the introduction of the next order word. The system is applied to a program-controlled telephone exchange of the type described in Specification 904,164. The speech switches used are of the reed relay type. Other aspects of the system, e.g. those relating to error detection and correction, the arrangement of the stores, central control and the interconnecting buses and the relationships between the switching network and the processor, are described in Specifications 1,081,811, 1081,812, 1,081,813, 1,081,815, 1,081,816 and 1,081,817. Particular description.-The address of the next order word (X) in the program store PS which is to be gated into the central processor is set up in the program address register during phase 1, (#1, Fig. 71) of the machine cycle 1. During cycle 1 and part of cycle 2, the preceding order word (X-1) is processed. At some time during phases 3 and 1 of these cycles the order X is gated into a buffer order word register BOWR. (The exact time depends on the physical distance between the particular PS's and ABOWR's used, since both are duplicated although this is not shown in Fig. 9). The order comprises three multibit words of which the " hamming and parity bits " word and the " data-address field " word viz.: a word comprising data to be stored in flip-flop registers in central control or a word to be used for addressing a memory in order to obtain more data, are gated directly into vacant positions in the BOWR, while the " operation field " word, viz. a word which defines the operational actions to be performed, is gated into an auxiliary buffer order word register ABOWR until the operation field word of order X-1 is gated out of the BOWR at the end of #3 of cycle 1 whereafter the operation field is transferred to the BOWR. During phases 2 and 3 of cycle 2, order X is processed, if necessary, by the logic and arithmetic units of central control and it is also gated into the order word register OWR. Meanwhile the PAR applies to the program store for the next order word X + 1. The buffer and order word decoders BOWD and OWD then "decode " the order and transmit the relevant information to the combining gates OCG which control the execution of the order. The mixed decoder MXD ensures that data required by order X and which was made available by order X-1 is provided directly to the units controlled by order X and not as is more usual stored in flip-flop registers since this would entail loss of time in execution of the order. As can be seen from Fig. 71, each order requires a length of time considerably longer than a machine cycle for its processing and execution but by overlapping the orders in the manner above described the system effectively executes one order per machine cycle.
GB41685/64A 1963-12-31 1964-10-13 Data handling system Expired GB1081814A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US33487563A 1963-12-31 1963-12-31

Publications (1)

Publication Number Publication Date
GB1081814A true GB1081814A (en) 1967-09-06

Family

ID=23309246

Family Applications (7)

Application Number Title Priority Date Filing Date
GB41683/64A Expired GB1081812A (en) 1963-12-31 1964-10-13 Data handling system
GB41682/64A Expired GB1081811A (en) 1963-12-31 1964-10-13 Data handling system
GB41687/64A Expired GB1081816A (en) 1963-12-31 1964-10-13 Data handling system
GB41685/64A Expired GB1081814A (en) 1963-12-31 1964-10-13 Data handling system
GB41686/64A Expired GB1081815A (en) 1963-12-31 1964-10-13 System for detecting changes in supervisory states of a communication system
GB41684/64A Expired GB1081813A (en) 1963-12-31 1964-10-13 Data handling system
GB41688/64A Expired GB1081817A (en) 1963-12-31 1964-10-13 Communication switching system

Family Applications Before (3)

Application Number Title Priority Date Filing Date
GB41683/64A Expired GB1081812A (en) 1963-12-31 1964-10-13 Data handling system
GB41682/64A Expired GB1081811A (en) 1963-12-31 1964-10-13 Data handling system
GB41687/64A Expired GB1081816A (en) 1963-12-31 1964-10-13 Data handling system

Family Applications After (3)

Application Number Title Priority Date Filing Date
GB41686/64A Expired GB1081815A (en) 1963-12-31 1964-10-13 System for detecting changes in supervisory states of a communication system
GB41684/64A Expired GB1081813A (en) 1963-12-31 1964-10-13 Data handling system
GB41688/64A Expired GB1081817A (en) 1963-12-31 1964-10-13 Communication switching system

Country Status (13)

Country Link
US (1) US3570008A (en)
JP (1) JPS514062B1 (en)
AT (7) AT273543B (en)
BE (7) BE654497A (en)
BR (4) BR6463330D0 (en)
CH (7) CH476441A (en)
DE (6) DE1474095B1 (en)
DK (4) DK114415B (en)
FR (7) FR1442298A (en)
GB (7) GB1081812A (en)
IL (7) IL22241A (en)
NL (8) NL6415241A (en)
SE (4) SE326990B (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3723975A (en) * 1971-06-28 1973-03-27 Ibm Overdue event detector
US3737870A (en) * 1972-04-24 1973-06-05 Ibm Status switching arrangement
US3892928A (en) * 1973-10-09 1975-07-01 Bell Telephone Labor Inc Switching system equipped with line verification apparatus
US4053751A (en) * 1976-04-28 1977-10-11 Bell Telephone Laboratories, Incorporated Adaptable exerciser for a memory system
US4048452A (en) * 1976-05-28 1977-09-13 Bell Telephone Laboratories, Incorporated Automatic call distribution system
DE2849371A1 (en) * 1978-11-14 1980-05-29 Siemens Ag METHOD FOR TRANSMITTING INFORMATION BETWEEN FACILITIES OF AN INDIRECTLY CONTROLLED SWITCHING SYSTEM, IN PARTICULAR TELEPHONE SWITCHING SYSTEM
US4345116A (en) * 1980-12-31 1982-08-17 Bell Telephone Laboratories, Incorporated Dynamic, non-hierarchical arrangement for routing traffic
US4583198A (en) * 1981-05-06 1986-04-15 Japan Electronic Control Systems Company, Limited Computer program run-away supervisory circuit and method
US4484030A (en) * 1982-04-19 1984-11-20 At&T Bell Laboratories Method and apparatus for identifying faulty communications circuits
US4555594A (en) * 1983-08-03 1985-11-26 At&T Bell Laboratories Telephone interexchange signaling protocol
US4565903A (en) * 1983-08-03 1986-01-21 At&T Bell Laboratories Telephone interexchange carrier selection
US4577066A (en) * 1983-08-03 1986-03-18 At&T Bell Laboratories Telephone interexchange call routing
ATE50107T1 (en) * 1985-08-14 1990-02-15 Siemens Ag CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, IN PARTICULAR TELEPHONE EXCHANGE SYSTEMS, WITH INFORMATION REQUEST DEVICES CYCLICLY CONTROLLING REQUEST POINTS.
EP0212272B1 (en) * 1985-08-14 1990-10-03 Siemens Aktiengesellschaft Circuit arrangement for telecommunication exchanges, particularly telephone exchanges, comprising scanning points which are cyclically controlled by information interrogation devices
US4660220A (en) * 1986-02-25 1987-04-21 Kraus Constantine R No answer mode for telephone systems
US4763191A (en) * 1986-03-17 1988-08-09 American Telephone And Telegraph Company, At&T Bell Laboratories Dial-up telephone network equipment for requesting an identified selection
US5289542A (en) * 1991-03-04 1994-02-22 At&T Bell Laboratories Caller identification system with encryption
US5329581A (en) * 1991-12-23 1994-07-12 At&T Bell Laboratories Target area calling system
US5444774A (en) * 1992-06-26 1995-08-22 At&T Corp. Interactive queuing sytem for call centers
US5521965A (en) * 1992-08-14 1996-05-28 Bell Atlantic Network Services, Inc. Apparatus and method for handling busy calls in telephone network
US6618474B1 (en) 1999-03-08 2003-09-09 Morris Reese Method and apparatus for providing to a customer a promotional message between ringing signals or after a call waiting tone
US8489915B2 (en) * 2009-07-30 2013-07-16 Cleversafe, Inc. Method and apparatus for storage integrity processing based on error types in a dispersed storage network
CN111618854A (en) * 2020-05-26 2020-09-04 中国人民解放军国防科技大学 Task segmentation and collaboration method for security robot

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1024124B (en) * 1953-03-30 1958-02-13 Lionel Roy Frank Harris Method for selecting one of several lines in telecommunication systems, in particular in telephone systems that work according to the time division multiplex method
BE571788A (en) * 1957-10-07
NL286208A (en) * 1961-04-25

Also Published As

Publication number Publication date
JPS514062B1 (en) 1976-02-07
BR6463327D0 (en) 1973-06-26
BE654493A (en) 1965-04-16
IL22237A (en) 1968-04-25
IL22243A (en) 1968-04-25
SE319926B (en) 1970-01-26
DE1474093A1 (en) 1970-07-09
BR6463330D0 (en) 1973-06-26
AT271950B (en) 1969-06-25
NL137733C (en)
NL6415237A (en) 1965-07-02
NL6415236A (en) 1965-07-02
BE654494A (en) 1965-04-16
GB1081815A (en) 1967-09-06
BE657775A (en) 1965-04-16
DE1437577A1 (en) 1969-02-20
CH479993A (en) 1969-10-15
AT274057B (en) 1969-09-10
DE1437576A1 (en) 1969-02-27
CH476442A (en) 1969-07-31
FR1426972A (en) 1966-02-04
NL6415235A (en) 1965-07-02
DE1474094B (en) 1971-04-15
SE312940B (en) 1969-07-28
CH476441A (en) 1969-07-31
FR1426970A (en) 1966-02-04
NL140351B (en) 1973-11-15
NL6415240A (en) 1965-07-02
IL22241A (en) 1968-04-25
US3570008A (en) 1971-03-09
DE1437576B2 (en) 1971-08-12
BR6463328D0 (en) 1973-06-26
DE1474093B2 (en) 1972-09-07
IL22240A (en) 1968-04-25
BE654495A (en) 1965-04-16
DK115124B (en) 1969-09-08
IL22239A (en) 1968-04-25
FR1446309A (en) 1966-07-22
AT269518B (en) 1969-03-25
GB1081816A (en) 1967-09-06
BE654492A (en) 1965-04-16
DK136007C (en) 1978-01-09
DE1437576C3 (en) 1972-03-16
NL6415239A (en) 1965-07-02
IL22242A (en) 1968-04-25
GB1081817A (en) 1967-09-06
DK136878C (en) 1978-05-16
BE654497A (en) 1965-04-16
FR1426973A (en) 1966-02-04
FR1442332A (en) 1966-06-17
DK136007B (en) 1977-07-25
GB1081813A (en) 1967-09-06
SE326990B (en) 1970-08-10
FR1426971A (en) 1966-02-04
CH479991A (en) 1969-10-15
GB1081812A (en) 1967-09-06
FR1442298A (en) 1966-06-17
IL22238A (en) 1968-04-25
DE1474095B1 (en) 1970-08-20
BR6463331D0 (en) 1973-06-26
AT273543B (en) 1969-08-11
AT274056B (en) 1969-09-10
NL145065B (en) 1975-02-17
DK136878B (en) 1977-12-05
NL6415241A (en) 1965-07-02
DK114415B (en) 1969-06-30
DE1474096A1 (en) 1970-07-09
GB1081811A (en) 1967-09-06
CH477140A (en) 1969-08-15
AT272712B (en) 1969-07-25
AT271951B (en) 1969-06-25
NL6415238A (en) 1965-07-02
BE654496A (en) 1965-04-16
DE1437577B2 (en) 1971-11-25
SE334392B (en) 1971-04-26
CH479990A (en) 1969-10-15
CH479992A (en) 1969-10-15

Similar Documents

Publication Publication Date Title
GB1081814A (en) Data handling system
US3781810A (en) Scheme for saving and restoring register contents in a data processor
US3517174A (en) Method of localizing a fault in a system including at least two parallelly working computers
US3593306A (en) Apparatus for reducing memory fetches in program loops
US4027291A (en) Access control unit
US4733348A (en) Virtual-memory multiprocessor system for parallel purge operation
US3582896A (en) Method of control for a data processor
US3651473A (en) Expandable interlock exchange for multiprocessing systems
US4319322A (en) Method and apparatus for converting virtual addresses to real addresses
US3553655A (en) Short forward conditional skip hardware
JPH0332818B2 (en)
JPH04245324A (en) Arithmetic unit
GB1136399A (en) Data processor
US4212060A (en) Method and apparatus for controlling the sequence of instructions in stored-program computers
GB2115964A (en) A digital data processor
US3673575A (en) Microprogrammed common control unit with double format control words
US3425039A (en) Data processing system employing indirect character addressing capability
US3623008A (en) Program-controlled data-processing system
US3868641A (en) Control system particularly for interlocking installations for railway operation
AU604358B2 (en) Prefetching queue control system
GB1433608A (en) Data processing systems
US3453607A (en) Digital communications system for reducing the number of memory cycles
SU881676A1 (en) Programme-control device
GB1093499A (en) Computer system
GB1076775A (en) Data processing apparatus