GB1081812A - Data handling system - Google Patents

Data handling system

Info

Publication number
GB1081812A
GB1081812A GB41683/64A GB4168364A GB1081812A GB 1081812 A GB1081812 A GB 1081812A GB 41683/64 A GB41683/64 A GB 41683/64A GB 4168364 A GB4168364 A GB 4168364A GB 1081812 A GB1081812 A GB 1081812A
Authority
GB
United Kingdom
Prior art keywords
central control
program
store
order
sequence
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired
Application number
GB41683/64A
Inventor
Anton Henry Doblmaier
Randall William Downing
Michael Peter Fabisch
John Allen Harr
Harold Frederick May
John Stanley Nowak
Frank Finley Taylor
Werner Ulrich
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
AT&T Corp
Original Assignee
Western Electric Co Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co Inc filed Critical Western Electric Co Inc
Publication of GB1081812A publication Critical patent/GB1081812A/en
Expired legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/0703—Error or fault processing not based on redundancy, i.e. by taking additional measures to deal with the error or fault not making use of redundancy in operation, in hardware, or in data representation
    • G06F11/0751—Error or fault detection not based on redundancy
    • G06F11/0754—Error or fault detection not based on redundancy by exceeding limits
    • G06F11/0757—Error or fault detection not based on redundancy by exceeding limits by exceeding a time limit, i.e. time-out, e.g. watchdogs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/08—Error detection or correction by redundancy in data representation, e.g. by using checking codes
    • G06F11/10—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's
    • G06F11/1008—Adding special bits or symbols to the coded information, e.g. parity check, casting out 9's or 11's in individual solid state devices
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/14—Error detection or correction of the data by redundancy in operation
    • G06F11/1402—Saving, restoring, recovering or retrying
    • G06F11/1405—Saving, restoring, recovering or retrying at machine instruction level
    • G06F11/141—Saving, restoring, recovering or retrying at machine instruction level for bus or memory accesses
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1633—Error detection by comparing the output of redundant processing systems using mutual exchange of the output between the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
    • G06F11/1645—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components and the comparison itself uses redundant hardware
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/165—Error detection by comparing the output of redundant processing systems with continued operation after detection of the error
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1629—Error detection by comparing the output of redundant processing systems
    • G06F11/1654—Error detection by comparing the output of redundant processing systems where the output of only one of the redundant processing components can drive the attached hardware, e.g. memory or I/O
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1666—Error detection or correction of the data by redundancy in hardware where the redundant component is memory or memory area
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1679—Temporal synchronisation or re-synchronisation of redundant processing components at clock signal level
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/1675—Temporal synchronisation or re-synchronisation of redundant processing components
    • G06F11/1687—Temporal synchronisation or re-synchronisation of redundant processing components at event level, e.g. by interrupt or result of polling
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2023—Failover techniques
    • G06F11/2033—Failover techniques switching over of hardware resources
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/202—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant
    • G06F11/2043—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where processing functionality is redundant where the redundant components share a common memory address space
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3867—Concurrent instruction execution, e.g. pipeline or look ahead using instruction pipelines
    • G06F9/3875—Pipelining a single stage, e.g. superpipelining
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46—Multiprogramming arrangements
    • G06F9/48—Program initiating; Program switching, e.g. by interrupt
    • G06F9/4806—Task transfer initiation or dispatching
    • G06F9/4812—Task transfer initiation or dispatching by interrupt, e.g. masked
    • G06F9/4825—Interrupt from clock, e.g. time of day
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54541—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme using multi-processor systems
    • H04Q3/5455—Multi-processor, parallelism, distributed systems
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04Q—SELECTING
    • H04Q3/00—Selecting arrangements
    • H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
    • H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
    • H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
    • H04Q3/54575—Software application
    • H04Q3/54591—Supervision, e.g. fault localisation, traffic measurements, avoiding errors, failure recovery, monitoring, statistical analysis
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
    • G06F11/16—Error detection or correction of the data by redundancy in hardware
    • G06F11/20—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements
    • G06F11/2002—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant
    • G06F11/2007—Error detection or correction of the data by redundancy in hardware using active fault-masking, e.g. by switching out faulty elements or by switching in spare elements where interconnections or communication control functionality are redundant using redundant communication media
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2201/00—Indexing scheme relating to error detection, to error correction, and to monitoring
    • G06F2201/845—Systems in which the redundancy can be transformed in increased performance

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Quality & Reliability (AREA)
  • Software Systems (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Computer Hardware Design (AREA)
  • Monitoring And Testing Of Exchanges (AREA)
  • Interface Circuits In Exchanges (AREA)
  • Exchange Systems With Centralized Control (AREA)
  • Executing Machine-Instructions (AREA)

Abstract

1,081,812. Automatic exchange systems. WESTERN ELECTRIC CO. Inc. Oct. 13, 1964 [Dec. 31, 1963], No. 41683/64. Heading H4K. [Also in Division G4] The data-processing system of the No. 1 ES5 comprises duplicated program stores, central controls and transmission buses between the stores and controls, a fault occurring in any one of these units bringing up an emergencyaction-sequence-device which alters the combinations of units in a set sequence and tests each new combination in turn using a special program until the faulty unit is eliminated. The location and nature of the fault are printed out so that the necessary maintenance can be performed. The system is applied to a telephone exchange using ferreed cross-points. The general method of operation of the exchange under the control of the data processor is similar to that described in Specification 904,164. General description.-The system operates on the basis of a 5.5 Ásec. machine cycle and usually a program order word obtained from the program store 102 can be processed and the necessary ensuing actions be performed within this period. However certain order words, e.g. those for maintenance testing or those which require further data from a memory, need further processing or require more time for their execution and in such cases central control either allots additional cycles to these order words without interrupting the sequence of obtaining program order words (buffer stores being used to store the extra information) or else it interrupts the sequence until the order has been completed. Various so-called " sequencers " are located in central control to effect these operations. Also if errors are detected during processing of an order word, then the relevant sequencer is brought-in to effect a correction. If the error is not corrected the emergency action sequencer is enabled. The program stores 102 are semi-permanent memories comprising twisters and information is stored therein as 44 bit words. Each word is duplicated and access to either or both words is possible. A word comprises 37 bits of information and 7 bits of redundant encoding. The stored information includes program order words and translation data, e.g. subscribers' directory-equipment numbers, class of service and special service facilities. The call stores 103 are temporary memories comprising ferrite sheets and information is stored therein as 24 bit words. Each word is duplicated, either or both being accessible. Normally central control addresses a call store twice in order to receive all 24 bits of a word. Processing words from a call store normally takes longer than the basic machine cycle. The call stores contain information relating to:- the conditions of lines, links etc.; AMA; maintenance; and " recent change " data (e.g. information regarding a recent change of a subscriber's number is stored in stores 103 until such time as sufficient new information has accumulated to warrant the rewriting of a program order word in stores 102). The communication buses 105, 106 &c. are multi-conductor-pair cables linking the various equipments. Each pair is duplicated and either or both may be used. The buses act inherently as tapped delay lines. They are transformer coupled at each end to their associated equipments. Data is transmitted in parallel in the form of ¢Ásec pulses. Separate bus systems are used in each direction. Pairs of central pulse distributers 143 are utilized for enabling circuit elements such as line scanners 123, switching network controllers 122 &c. Their outputs are in the form of unipolar or bipolar pulses. Flip-flops controlled by the former pulses must be reset before receipt of such a pulse. Central control supplies address information to all pulse distributers simultaneously but it only supplies an enable signal to one particular pulse distributer. The master scanners 144 (not duplicated), line scanners 123 and trunk scanners are used for monitoring test points in the system or supervizing the state of network equipment, e.g. the free or busy state of a line or link. The scanners comprise matrices of ferrods. Central control 101 processes data on a purely logical basis (AND, OR, EXCLUSIVE OR, PRODUCT MASK, UNION MASK, COMPLEMENT &c.) but it is provided with auxiliary equipment for performing minor arithmetic functions, e.g. add, subtract, shift, rotate. It receives order words from the call store in respect of " recent change " data. However, it chiefly receives order words from the program store. These words are in the form of decision or non-decision orders. The former require central control to observe certain conditions in the system and then to decide whether to advance to the next order in the current sequence of orders or to transfer to a new sequence. Non-decision orders are employed to communicate with units external to central control and to move data from one location to another, processing the data if necessary. In general completion of the latter type of order causes central control to execute the next order in the sequence. The duplicated central controls normally work in-step and as far as possible in-step working is maintained even under fault conditions. Thus, if, in the active central control, an error is detected whereby a fault correction sequencer is started, e.g. to cause re-reading from a memory, then additional machine cycles are required to accommodate the extra sequence of events. In order to prevent the other (standby) central control from getting out of step in these circumstances use is made of cross-connections between the controls whereby an indication that the active central control is being subjected to a certain fault procedure is signalled to the other control which thereupon adjusts itself accordingly. In the event of emergency action, e.g. if the error is not corrected, in-step working is not maintained. The composition of the program order words and the way in which they are processed in central control is described in the Specification. Faults and errors.-Almost all " communications " between central control and the other equipments in the system are verified in some way. For the very important communication between central control and a program store three simultaneous checks are made viz.: (1) Hamming code for detecting one or two errors accompanies each word transmitted, (2) synchronizing signals for ensuring that only the relevant gates are opened at a particular time and (3) all-seems-well signals (A.S.W.). In other communications the addressed equipment signals its identity to central control whereby matching of the transmitted and received addresses is checked. Simple check or parity bits may accompany some addresses. Certain test points in each equipment are periodically checked by means of the scanners. In the event of detection of any error the relevant sequencer is energized. Emergency action is initiated if a timer, started at the commencement of any fault correction sequence, times out. This could occur for example if the sequencer performing the correction is itself at fault or else if there is a true, i.e. non-correctible fault in the equipment being checked. Lack of output from the control clock source always initiates emergency action. Lack of synchronism between the passage of " real time " and the passage of time as indicated by the execution of program orders and continuous performance of certain functions to the exclusion of other functions which would normally be expected to occur also initiate emergency action. Emergency action comprises repetitive performance of four basic programs: (a) Basic sanity maze program which involves a sequence of tests on the program store and central control; (b) Central pulse distributer which involves communications between central control and the pulse distributer; (c) Call store check; and (d) Emergency action evaluation program which is used when emergency action is initiated at frequent intervals (correction apparently being achieved after each initiation). The emergency action sequencer alters the combinations of equipment used, in the following order, the above mentioned programs being initiated at each alternative, until the fault is cleared:- (1) Initial state, above programs first executed; (2) The roles (active or standby) of the two central controls are exchanged; (3) The roles of the buses to and from the program stores are exchanged; (4) A particular bus (first) and particular program store (first) are selected; (5) The other bus (second) and the first store are selected; (6) The second bus and second store are selected; (7) The first bus and second store are selected; (8) spare. For steps (9) to (14), the other central control is used in a sequence similar to (3) to (8) above. In the unlikely event that the fault is not detected and corrected, intervention by maintenance personnel is demanded.
GB41683/64A 1963-12-31 1964-10-13 Data handling system Expired GB1081812A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US33487563A 1963-12-31 1963-12-31

Publications (1)

Publication Number Publication Date
GB1081812A true GB1081812A (en) 1967-09-06

Family

ID=23309246

Family Applications (7)

Application Number Title Priority Date Filing Date
GB41682/64A Expired GB1081811A (en) 1963-12-31 1964-10-13 Data handling system
GB41683/64A Expired GB1081812A (en) 1963-12-31 1964-10-13 Data handling system
GB41686/64A Expired GB1081815A (en) 1963-12-31 1964-10-13 System for detecting changes in supervisory states of a communication system
GB41684/64A Expired GB1081813A (en) 1963-12-31 1964-10-13 Data handling system
GB41687/64A Expired GB1081816A (en) 1963-12-31 1964-10-13 Data handling system
GB41685/64A Expired GB1081814A (en) 1963-12-31 1964-10-13 Data handling system
GB41688/64A Expired GB1081817A (en) 1963-12-31 1964-10-13 Communication switching system

Family Applications Before (1)

Application Number Title Priority Date Filing Date
GB41682/64A Expired GB1081811A (en) 1963-12-31 1964-10-13 Data handling system

Family Applications After (5)

Application Number Title Priority Date Filing Date
GB41686/64A Expired GB1081815A (en) 1963-12-31 1964-10-13 System for detecting changes in supervisory states of a communication system
GB41684/64A Expired GB1081813A (en) 1963-12-31 1964-10-13 Data handling system
GB41687/64A Expired GB1081816A (en) 1963-12-31 1964-10-13 Data handling system
GB41685/64A Expired GB1081814A (en) 1963-12-31 1964-10-13 Data handling system
GB41688/64A Expired GB1081817A (en) 1963-12-31 1964-10-13 Communication switching system

Country Status (13)

Country Link
US (1) US3570008A (en)
JP (1) JPS514062B1 (en)
AT (7) AT269518B (en)
BE (7) BE654492A (en)
BR (4) BR6463327D0 (en)
CH (7) CH479993A (en)
DE (6) DE1474094B (en)
DK (4) DK114415B (en)
FR (7) FR1442298A (en)
GB (7) GB1081811A (en)
IL (7) IL22242A (en)
NL (8) NL145065B (en)
SE (4) SE326990B (en)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3723975A (en) * 1971-06-28 1973-03-27 Ibm Overdue event detector
US3737870A (en) * 1972-04-24 1973-06-05 Ibm Status switching arrangement
US3892928A (en) * 1973-10-09 1975-07-01 Bell Telephone Labor Inc Switching system equipped with line verification apparatus
US4053751A (en) * 1976-04-28 1977-10-11 Bell Telephone Laboratories, Incorporated Adaptable exerciser for a memory system
US4048452A (en) * 1976-05-28 1977-09-13 Bell Telephone Laboratories, Incorporated Automatic call distribution system
DE2849371A1 (en) * 1978-11-14 1980-05-29 Siemens Ag METHOD FOR TRANSMITTING INFORMATION BETWEEN FACILITIES OF AN INDIRECTLY CONTROLLED SWITCHING SYSTEM, IN PARTICULAR TELEPHONE SWITCHING SYSTEM
US4345116A (en) * 1980-12-31 1982-08-17 Bell Telephone Laboratories, Incorporated Dynamic, non-hierarchical arrangement for routing traffic
US4583198A (en) * 1981-05-06 1986-04-15 Japan Electronic Control Systems Company, Limited Computer program run-away supervisory circuit and method
US4484030A (en) * 1982-04-19 1984-11-20 At&T Bell Laboratories Method and apparatus for identifying faulty communications circuits
US4565903A (en) * 1983-08-03 1986-01-21 At&T Bell Laboratories Telephone interexchange carrier selection
US4577066A (en) * 1983-08-03 1986-03-18 At&T Bell Laboratories Telephone interexchange call routing
US4555594A (en) * 1983-08-03 1985-11-26 At&T Bell Laboratories Telephone interexchange signaling protocol
DE3674678D1 (en) * 1985-08-14 1990-11-08 Siemens Ag CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, ESPECIALLY TELECOMMUNICATION SYSTEMS, WITH REQUESTING SITES, CYCLICALLY CONTROLLING INFORMATION REQUESTING DEVICES.
ATE50107T1 (en) * 1985-08-14 1990-02-15 Siemens Ag CIRCUIT ARRANGEMENT FOR TELECOMMUNICATION SYSTEMS, IN PARTICULAR TELEPHONE EXCHANGE SYSTEMS, WITH INFORMATION REQUEST DEVICES CYCLICLY CONTROLLING REQUEST POINTS.
US4660220A (en) * 1986-02-25 1987-04-21 Kraus Constantine R No answer mode for telephone systems
US4763191A (en) * 1986-03-17 1988-08-09 American Telephone And Telegraph Company, At&T Bell Laboratories Dial-up telephone network equipment for requesting an identified selection
US5289542A (en) * 1991-03-04 1994-02-22 At&T Bell Laboratories Caller identification system with encryption
US5329581A (en) * 1991-12-23 1994-07-12 At&T Bell Laboratories Target area calling system
US5444774A (en) * 1992-06-26 1995-08-22 At&T Corp. Interactive queuing sytem for call centers
US5521965A (en) * 1992-08-14 1996-05-28 Bell Atlantic Network Services, Inc. Apparatus and method for handling busy calls in telephone network
US6618474B1 (en) 1999-03-08 2003-09-09 Morris Reese Method and apparatus for providing to a customer a promotional message between ringing signals or after a call waiting tone
US8489915B2 (en) * 2009-07-30 2013-07-16 Cleversafe, Inc. Method and apparatus for storage integrity processing based on error types in a dispersed storage network
CN111618854A (en) * 2020-05-26 2020-09-04 中国人民解放军国防科技大学 Task segmentation and collaboration method for security robot

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE1024124B (en) * 1953-03-30 1958-02-13 Lionel Roy Frank Harris Method for selecting one of several lines in telecommunication systems, in particular in telephone systems that work according to the time division multiplex method
NL231869A (en) * 1957-10-07
BE625449A (en) * 1961-04-25

Also Published As

Publication number Publication date
SE334392B (en) 1971-04-26
AT269518B (en) 1969-03-25
US3570008A (en) 1971-03-09
NL6415240A (en) 1965-07-02
IL22240A (en) 1968-04-25
IL22237A (en) 1968-04-25
GB1081815A (en) 1967-09-06
BE654495A (en) 1965-04-16
NL6415236A (en) 1965-07-02
IL22242A (en) 1968-04-25
GB1081814A (en) 1967-09-06
IL22243A (en) 1968-04-25
NL6415235A (en) 1965-07-02
DE1437576A1 (en) 1969-02-27
DK115124B (en) 1969-09-08
FR1426972A (en) 1966-02-04
SE326990B (en) 1970-08-10
NL6415238A (en) 1965-07-02
DK136878C (en) 1978-05-16
IL22238A (en) 1968-04-25
FR1442332A (en) 1966-06-17
CH479992A (en) 1969-10-15
NL6415241A (en) 1965-07-02
AT274057B (en) 1969-09-10
CH476442A (en) 1969-07-31
BE657775A (en) 1965-04-16
AT272712B (en) 1969-07-25
CH479990A (en) 1969-10-15
FR1426973A (en) 1966-02-04
AT274056B (en) 1969-09-10
CH476441A (en) 1969-07-31
GB1081813A (en) 1967-09-06
DE1474095B1 (en) 1970-08-20
DE1474094B (en) 1971-04-15
AT271950B (en) 1969-06-25
BE654494A (en) 1965-04-16
GB1081817A (en) 1967-09-06
BR6463328D0 (en) 1973-06-26
BE654497A (en) 1965-04-16
SE319926B (en) 1970-01-26
IL22241A (en) 1968-04-25
IL22239A (en) 1968-04-25
NL6415237A (en) 1965-07-02
CH479993A (en) 1969-10-15
FR1446309A (en) 1966-07-22
AT271951B (en) 1969-06-25
CH477140A (en) 1969-08-15
FR1426970A (en) 1966-02-04
DE1437577A1 (en) 1969-02-20
SE312940B (en) 1969-07-28
DK114415B (en) 1969-06-30
GB1081816A (en) 1967-09-06
JPS514062B1 (en) 1976-02-07
DE1474093A1 (en) 1970-07-09
BR6463331D0 (en) 1973-06-26
BE654493A (en) 1965-04-16
DE1437577B2 (en) 1971-11-25
BR6463330D0 (en) 1973-06-26
DE1474096A1 (en) 1970-07-09
BE654492A (en) 1965-04-16
CH479991A (en) 1969-10-15
GB1081811A (en) 1967-09-06
AT273543B (en) 1969-08-11
DK136007C (en) 1978-01-09
DE1474093B2 (en) 1972-09-07
DK136878B (en) 1977-12-05
DK136007B (en) 1977-07-25
NL140351B (en) 1973-11-15
NL137733C (en)
FR1426971A (en) 1966-02-04
NL145065B (en) 1975-02-17
FR1442298A (en) 1966-06-17
BR6463327D0 (en) 1973-06-26
NL6415239A (en) 1965-07-02
DE1437576B2 (en) 1971-08-12
BE654496A (en) 1965-04-16
DE1437576C3 (en) 1972-03-16

Similar Documents

Publication Publication Date Title
GB1081812A (en) Data handling system
US3409877A (en) Automatic maintenance arrangement for data processing systems
US3626383A (en) Process for automatic system maintenance
US4048445A (en) Method for through connection check in digital data system
US3838261A (en) Interrupt control circuit for central processor of digital communication system
US3914741A (en) Fault detection arrangement for digital transmission system
US4413335A (en) Fault recovery apparatus for a PCM switching network
US3810121A (en) Timing generator circuit for central data processor of digital communication system
US3652993A (en) Rapid polling method for digital communications network
US3958111A (en) Remote diagnostic apparatus
US3517123A (en) Scanner control means for a stored program controlled switching system
US4276451A (en) Control system for telephone switching system
US3964055A (en) Data processing system employing one of a plurality of identical processors as a controller
CS241528B2 (en) Interconnection test device with digital information duplex transfer and device for performance of this method
GB1582583A (en) Digital switching arrangements for stored programme control telecommunications systems
US3161732A (en) Testing and control system for supervisory circuits in electronic telephone exchanges
DK153605B (en) DEVICE FOR MONITORING OF THE TIMING SIGNALS IN A DIGITAL PLANT
US3351721A (en) Method and switching arrangement for preventing improper settings in devices of telephone exchange installations
US3783255A (en) Data handling system maintenance arrangement for processing system trouble conditions
US3629851A (en) Scanner control circuit for a program-controlled communication switching system
US3831151A (en) Sense line processor with priority interrupt arrangement for data processing systems
US3912881A (en) Scanner diagnostic arrangement
US3937894A (en) Addressable ticketing scanner
US3273121A (en) Flagging of selected groups of code signals
JPS5868344A (en) Communication exchange circuit device with unit for transmitting coded signal