FR3091412B1 - Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension - Google Patents
Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension Download PDFInfo
- Publication number
- FR3091412B1 FR3091412B1 FR1874319A FR1874319A FR3091412B1 FR 3091412 B1 FR3091412 B1 FR 3091412B1 FR 1874319 A FR1874319 A FR 1874319A FR 1874319 A FR1874319 A FR 1874319A FR 3091412 B1 FR3091412 B1 FR 3091412B1
- Authority
- FR
- France
- Prior art keywords
- voltage
- generating
- electronic device
- ferroelectric
- analog component
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
- 238000000034 method Methods 0.000 title abstract 2
- 238000006243 chemical reaction Methods 0.000 abstract 2
- 230000005684 electric field Effects 0.000 abstract 2
- 230000010287 polarization Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01F—MAGNETS; INDUCTANCES; TRANSFORMERS; SELECTION OF MATERIALS FOR THEIR MAGNETIC PROPERTIES
- H01F10/00—Thin magnetic films, e.g. of one-domain structure
- H01F10/32—Spin-exchange-coupled multilayers, e.g. nanostructured superlattices
- H01F10/324—Exchange coupling of magnetic film pairs via a very thin non-magnetic spacer, e.g. by exchange with conduction electrons of the spacer
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K19/00—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits
- H03K19/02—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components
- H03K19/18—Logic circuits, i.e. having at least two inputs acting on one output; Inverting circuits using specified components using galvano-magnetic devices, e.g. Hall-effect devices
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K17/00—Electronic switching or gating, i.e. not by contact-making and –breaking
- H03K17/51—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used
- H03K17/56—Electronic switching or gating, i.e. not by contact-making and –breaking characterised by the components used by the use, as active elements, of semiconductor devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
-
- H—ELECTRICITY
- H10—SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N—ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
- H10N50/00—Galvanomagnetic devices
- H10N50/20—Spin-polarised current-controlled devices
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
- H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
- H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
- H01L29/76—Unipolar devices, e.g. field effect transistors
- H01L29/772—Field effect transistors
- H01L29/78—Field effect transistors with field effect produced by an insulated gate
- H01L29/78391—Field effect transistors with field effect produced by an insulated gate the gate comprising a layer which is used for its ferroelectric properties
Landscapes
- Engineering & Computer Science (AREA)
- Chemical & Material Sciences (AREA)
- Crystallography & Structural Chemistry (AREA)
- Power Engineering (AREA)
- Computing Systems (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Mathematical Physics (AREA)
- Hall/Mr Elements (AREA)
- Semiconductor Memories (AREA)
- Control Of Electrical Variables (AREA)
- Dc-Dc Converters (AREA)
Abstract
Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension La présente invention se rapporte à Dispositif électronique (10), comportant une entrée (12) et une sortie (14), le dispositif (10) générant une tension en sortie lorsque le dispositif (10) est alimenté en entrée, le dispositif (10) comprenant : - une unité de conversion (16) convertissant un courant de spin en un courant de charge présentant une amplitude et un signe, - une unité d’application de courant de spin (20) appliquant un courant de spin à l’unité de conversion (16), - une couche ferroélectrique (22) présentant une polarisation ferroélectrique et étant agencée pour que la polarisation ferroélectrique contrôle l’amplitude et/ou le signe du courant de charge, et - une unité d’application d’un champ électrique (24) propre à appliquer un champ électrique sur la couche ferroélectrique (22) pour contrôler la polarisation ferroélectrique.. Figure pour l'abrégé : Figure 1
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1874319A FR3091412B1 (fr) | 2018-12-28 | 2018-12-28 | Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension |
PCT/EP2019/087111 WO2020136267A1 (fr) | 2018-12-28 | 2019-12-27 | Dispositif électronique, porte numérique, composant analogique et procédé de génération d'une tension |
US17/418,667 US11417453B2 (en) | 2018-12-28 | 2019-12-27 | Electronic device, digital port, analog component, and method for generating a voltage |
CN201980087001.5A CN113228320A (zh) | 2018-12-28 | 2019-12-27 | 电子设备、数字端口、模拟部件和用于生成电压的方法 |
EP19829654.3A EP3903357A1 (fr) | 2018-12-28 | 2019-12-27 | Dispositif électronique, porte numérique, composant analogique et procédé de génération d'une tension |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
FR1874319A FR3091412B1 (fr) | 2018-12-28 | 2018-12-28 | Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension |
Publications (2)
Publication Number | Publication Date |
---|---|
FR3091412A1 FR3091412A1 (fr) | 2020-07-03 |
FR3091412B1 true FR3091412B1 (fr) | 2022-05-20 |
Family
ID=67383843
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
FR1874319A Active FR3091412B1 (fr) | 2018-12-28 | 2018-12-28 | Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension |
Country Status (5)
Country | Link |
---|---|
US (1) | US11417453B2 (fr) |
EP (1) | EP3903357A1 (fr) |
CN (1) | CN113228320A (fr) |
FR (1) | FR3091412B1 (fr) |
WO (1) | WO2020136267A1 (fr) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN113270542B (zh) * | 2021-05-13 | 2023-03-21 | 上海科技大学 | 一种基于iii-v族窄禁带半导体异质结构的自旋信号探测器 |
FR3126085B1 (fr) * | 2021-08-06 | 2023-08-25 | Commissariat Energie Atomique | Dispositif électronique et système, notamment mémoire, dispositif logique ou dispositif neuromorphique, associé |
FR3134205B1 (fr) * | 2022-03-30 | 2024-09-06 | Thales Sa | Dispositif logique et architecture de calcul logique |
Family Cites Families (8)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
KR102327417B1 (ko) * | 2014-12-26 | 2021-11-17 | 인텔 코포레이션 | 전하 인터커넥트들 및 자기전기 노드들을 갖는 스핀 궤도 로직 |
DE112015006896T5 (de) * | 2015-09-10 | 2018-05-24 | Intel Corporation | Spinlogik mit magnetischen Isolatoren geschaltet durch Spin-Bahn-Kopplung |
US11996129B2 (en) * | 2016-06-10 | 2024-05-28 | Cornell University | Semiconductor circuits and devices based on low-energy consumption semiconductor structures exhibiting multi-valued magnetoelectric spin hall effect |
US10361292B2 (en) * | 2017-02-17 | 2019-07-23 | Intel Corporation | Magneto-electric logic devices using semiconductor channel with large spin-orbit coupling |
WO2018182694A1 (fr) * | 2017-03-31 | 2018-10-04 | Intel Corporation | Procédés et appareil pour neurones magnétoélectriques dans des réseaux neuronaux |
US10276783B2 (en) * | 2017-06-09 | 2019-04-30 | Sandisk Technologies Llc | Gate voltage controlled perpendicular spin orbit torque MRAM memory cell |
US11502188B2 (en) * | 2018-06-14 | 2022-11-15 | Intel Corporation | Apparatus and method for boosting signal in magnetoelectric spin orbit logic |
US11785783B2 (en) * | 2019-05-17 | 2023-10-10 | Industry-Academic Cooperation Foundation, Yonsei University | Spin logic device based on spin-charge conversion and spin logic array using the same |
-
2018
- 2018-12-28 FR FR1874319A patent/FR3091412B1/fr active Active
-
2019
- 2019-12-27 US US17/418,667 patent/US11417453B2/en active Active
- 2019-12-27 EP EP19829654.3A patent/EP3903357A1/fr active Pending
- 2019-12-27 CN CN201980087001.5A patent/CN113228320A/zh active Pending
- 2019-12-27 WO PCT/EP2019/087111 patent/WO2020136267A1/fr unknown
Also Published As
Publication number | Publication date |
---|---|
WO2020136267A1 (fr) | 2020-07-02 |
CN113228320A (zh) | 2021-08-06 |
FR3091412A1 (fr) | 2020-07-03 |
US20220076868A1 (en) | 2022-03-10 |
EP3903357A1 (fr) | 2021-11-03 |
US11417453B2 (en) | 2022-08-16 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
FR3091412B1 (fr) | Dispositif électronique, porte numérique, composant analogique et procédé de génération d’une tension | |
SE0100372D0 (sv) | Omriktaranordning samt förfarande för styrning av en sådan | |
EP2770636B1 (fr) | Dispositif de commande employé dans un système d'alimentation à découpage | |
JPH05276737A (ja) | 昇圧回路 | |
US20180123513A1 (en) | Oscillator circuit with temperature compensation function | |
CN105931594B (zh) | 像素电路、驱动方法、阵列基板、显示面板和显示装置 | |
US3869659A (en) | Controllable high voltage source having fast settling time | |
EP0635923A1 (fr) | Circuit de protection contre des surtensions à forte énergie à tension d'écrêtage controlée | |
Wang et al. | Boosting the Performance on Scale‐Level of Triboelectric Nanogenerators by Controllable Self‐Triggering | |
Middlebrook | Describing function properties of a magnetic pulse-width modulator | |
CA1291529C (fr) | Systeme de regulation d'un generateur onduleur a commutateurs alimentant une charge par induction | |
EP2913849A1 (fr) | Dispositif electronique a transistor hemt polarise en inverse | |
MA48993B1 (fr) | Circuit électronique pour piloter une chaîne de diodes électroluminescentes | |
US9490739B2 (en) | Fan system—rotation speed control circuit and method for rotation speed error auto-calibration thereof | |
FR3104854B1 (fr) | Convertisseur ac-ac comportant une matrice d'interrupteurs bidirectionnels a configuration programmable | |
US20180182331A1 (en) | Method of controlling grayscale brightness and device | |
FR3057722A1 (fr) | Dispositif de commande d'un transistor | |
US20140195175A1 (en) | Measuring dielectric breakdown in a dynamic mode | |
FR3115640B1 (fr) | Dispositif de contrôle d’un convertisseur DC-DC de chargeur électrique embarqué | |
Vijay et al. | Modeling of Drain Current for Degradation in Threshold Voltage and Mobility Due to Aging in a-Si: H TFTs | |
Haendler et al. | On the 1/f noise in fully depleted SOI transistors | |
Aono | Nanopower Analog Frontends for Cyber-Physical Systems | |
CN103997204B (zh) | 电荷泵电路 | |
RU2442177C1 (ru) | Интегратор тока | |
JP2010096634A (ja) | 電圧検出装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
PLFP | Fee payment |
Year of fee payment: 2 |
|
PLSC | Publication of the preliminary search report |
Effective date: 20200703 |
|
PLFP | Fee payment |
Year of fee payment: 3 |
|
PLFP | Fee payment |
Year of fee payment: 4 |
|
PLFP | Fee payment |
Year of fee payment: 5 |
|
PLFP | Fee payment |
Year of fee payment: 6 |